12 control unit and data path
This presentation is the property of its rightful owner.
Sponsored Links
1 / 36

บทที่ 12 หน่วยควบคุมและเส้นทางข้อมูล (Control Unit and Data path) PowerPoint PPT Presentation


  • 289 Views
  • Uploaded on
  • Presentation posted in: General

บทที่ 12 หน่วยควบคุมและเส้นทางข้อมูล (Control Unit and Data path). ฟังก์ชันของโปรเซสเซอร์ Opcode การกำหนดโหมดของแอ็ดเดรส รีจิสเตอร์ อินพุต/เอาต์พุตโมดูลอินเทอร์เฟซ (I/O Module Interface) เมมโมรีโมดูลอินเทอร์เฟซ (Memory Module Interface) โครงสร้างการโปรเซสอินเทอร์รัพต์

Download Presentation

บทที่ 12 หน่วยควบคุมและเส้นทางข้อมูล (Control Unit and Data path)

An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.


- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -

Presentation Transcript


12 control unit and data path

12 (Control Unit and Datapath)


Control unit

Opcode

/ (I/O Module Interface)

(Memory Module Interface)

6 (Control Unit)

(Control Unit)


12 control unit and data path

, /


Micro operation

(Instruction Cycle) (fetch), (indirect), (execute) (interrupt)

(Micro Operation)

(Memory Address Register : MAR)

(Memory Buffer Register : MBR)

(Program Counter : PC)

(Instruction Register : IR)

(Micro-Operation)


12 control unit and data path

t1 :MAR <-- (PC)

t2 :MBR <-- Memory

PC <-- (PC)+I

t3 :IR <-- (MBR)


12 control unit and data path

t1 :MAR <-- (IR(address))

t2 :MBR <-- Memory

t3 :IR(address) <--

(MBR(address))


12 control unit and data path

t1 :MBR <-- (PC)

t2 :MAR <-- save_address

PC <-- routine_address

t3 :Memory <-- (MBR)


12 control unit and data path

,

Add R1, X

t1 :MAR <-- (IR(Address))

t2 : MBR <-- Memory

t3 : R1 <-- (R1) + (MBR)


12 control unit and data path


12 control unit and data path


12 control unit and data path

ALU


12 control unit and data path

(Sequencing)

(Execution)


Control signal

(Clock)

(Instruction register)

(Flag)

(Control signals from control bus)

(Control signals within the processor)

(Control signals to control bus)

(Control Signal)


12 control unit and data path


12 control unit and data path

AC


12 control unit and data path


12 control unit and data path


12 control unit and data path


12 control unit and data path

(Clock)

(Instruction register)

(Flag)

(Control signals from control bus)

opcode (Decoder)


12 control unit and data path


12 control unit and data path

12.8 12.1 3 (, )

C5

2 P Q

PQ = 00

PQ = 01

PQ = 10

PQ = 11

C5

C5 = P Q T2 + PQ T2


12 control unit and data path

3 LDA, ADD AND C5

C5 = P Q T2 + P Q T2 + P Q (LDA + ADD + AND) T2

(Microprogramming)


Microprogram

1950 M.V.Wilk

Datamation 1964

System/360 IBM

(Microprogram)


Microprogram1

CICS

(Microprogramming language)

1 (Microinstruction)

(Microprogram) (Firmware)

(Microprogram)


12 control unit and data path

()

()

() ()


12 control unit and data path


12 control unit and data path


12 control unit and data path


12 control unit and data path

2 (two address fields)

(single address field)

(variable format)


12 control unit and data path

Branch Control Logic : 2


12 control unit and data path

Branch Control Logic :


12 control unit and data path

Branch Control Logic :


12 control unit and data path

IBM 3033


12 control unit and data path


12 control unit and data path

(Direct Encoding)


12 control unit and data path

(Indirect Encoding)


  • Login