1 / 19

In- en Uitvoer

In- en Uitvoer. CPU-bus. PC architectuur. Selectie van de componenten. memory. PU. PU bus. CS*. Glue logic. I/O cntl. CS*. Glue logic. Chip Select (CS of CS*). Memory mapped I/O. A0 A1. RS0. RSn. I/O. R/W*. registers. Glue logic. CS*. D0 Dn. Memory Map.

marlo
Download Presentation

In- en Uitvoer

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. In- en Uitvoer Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology

  2. CPU-bus PC architectuur Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology

  3. Selectie van de componenten memory PU PU bus CS* Glue logic I/O cntl CS* Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology

  4. Glue logic Chip Select (CS of CS*) Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology

  5. Memory mapped I/O A0 A1 RS0 RSn I/O R/W* registers Glue logic CS* D0 Dn Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology

  6. Memory Map 0x00000000 memory 0x00FFFFFF Bereik: 2n 232 = 4294967296 bytes 0xFFFFF000 I/O 0xFFFFF0FF 0xFFFFFFFF Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology

  7. Simpele I/O (output) D0 D Q Write only! Glue logic Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology

  8. Simpele I/O (input) D0 Read only! Glue logic Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology

  9. I/O organisatie(data transport) • Geprogrammeerde I/O • Wacht op voltooiing van i/o opdracht • Interruptgestuurde I/O • Doe iets anders (of niets) totdat een interrupt optreedt • Directe geheugentoegang (DMA) • Onafhankelijk van de processor het geheugen beschrijven en lezen Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology

  10. Interrupt RS0 RSn I/O IRQ* R/W* registers CS* D0 Dn Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology

  11. Interrupt cycle If IRQ then Else Interrupt (exception) IF ID EX OF Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology

  12. Interrupt request program Interrupt service routine t Interrupt Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology

  13. IRQ PC=28 mask interrupt Restore status & PC unmask interrupt Interrupt exception normale programmaflow Interrupt routine …….. instructie instructie instructie instructie instructie ……... …….. instructie instructie ……... ……… instructie RTI Maak instructie afSave status & PC 28 Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology

  14. I/O poort registers Statusregister(s) Besturingsregister(s) data-uit-register data-in-register • Interrupt vlag(gen) • fout vlag(gen) • toetstand van de controller • interrupt aan/uit • software instellingen Bijv.pariteit aan/uit Snelheid, enz Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology

  15. Interrupt with Polling +5 volt open-collector (0 dominant) IRQ* I/O I/O CPU dataregister 0 1 Statusregister Statusregister Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology

  16. Vectored Interrupt with Daisy chain Daisy-chain CPU IRQ IACK I/O1 I/O2 I/O3 IRQ* dataregister vector vector vector databus Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology

  17. Priorities IRQ0 IRQ1 IRQ2 IRQ3 IRQ4 IRQ5 IRQ6 IRQ7 prioritycntl CPU Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology

  18. Direct Memory Access (DMA) DACKDRQ CPU 6 1 DMAcontr memory I/O BRQBGNT R/WCS 3 databus 7 adresbus Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology

  19. Tentamen: • Hoofdstukken 1,2,3,4, 7 en paragraaf 9.2 • Alle oefen opdrachten (boek en practicum) Bij het tentamen mag één A4tje (beide zijden beschreven) met handgeschreven, goed leesbare tekst, gebruikt worden. Dit moet ingeleverd worden en zal, indien de kwaliteit goed is, max. 2 van de 10 punten opleveren. Hogeschool van Utrecht / Institute for Computer, Communication and Media Technology

More Related