1 / 25

Design and Implementation of VLSI Systems (EN1600) lecture06

Design and Implementation of VLSI Systems (EN1600) lecture06. Prof. Sherief Reda Division of Engineering, Brown University Spring 2008. [sources: Weste/Addison Wesley – Rabaey/Pearson]. Computer-Aided Design (CAD) Tools.

louisa
Download Presentation

Design and Implementation of VLSI Systems (EN1600) lecture06

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Design and Implementation of VLSI Systems (EN1600) lecture06 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison Wesley – Rabaey/Pearson]

  2. Computer-Aided Design (CAD) Tools • Early days were easy. The first IC-based microprocessor 4004 from Intel had only 2300 transistors (manufactured in 10 micron technology). Almost manual design. • Current chips has well about 1B transistors. To get the chip to market fast, CAD tools are needed.

  3. A simple tool chain specifications Hardware Description Languages schematic entry synthesis IC layout/ area Layout and routing Cell library simulation Verification and timing/ power results

  4. Design Layout using Tanner L-Edit

  5. How to implement the layout for an inverter?

  6. 1. First setup technology Use AMI 0.5μ submicron technology (λ=0.3μ)

  7. Design rules are a bit different than book polysilicon active contacts metal

  8. Adjust design in terms of lambda

  9. N well creation

  10. Active region

  11. P-Select

  12. N-select

  13. Active well/substrate taps Had to adjust well

  14. Select for taps

  15. Polysilicon

  16. Metal 1

  17. Contacts (to active)

  18. Contacts to poly

  19. Contacts to poly

  20. Piece of metal1 for input pin

  21. Via1 from metal1 to metal2

  22. Add little metal2 for output pin

  23. Design Rule Checker (DRC) verifies that your layout does not violate any rules ignore density warnings if they show up error

  24. Design cosmetics Translate your design to the origin

  25. Label your inverter pins Make sure you are on the right layer When you label pin, you can select a region (not just point)

More Related