abcd booleanizing analog systems for verifying chips
Download
Skip this Video
Download Presentation
ABCD: “ Booleanizing ” Analog Systems for Verifying Chips

Loading in 2 Seconds...

play fullscreen
1 / 6

ABCD: “ Booleanizing ” Analog Systems for Verifying Chips - PowerPoint PPT Presentation


  • 84 Views
  • Uploaded on

ABCD: “ Booleanizing ” Analog Systems for Verifying Chips. Aadithya V. Karthik , Sayak Ray, Pierluigi Nuzzo , Alan Mishchenko , Robert Brayton , and Jaijeet Roychowdhury EECS Dept., The University of California, Berkeley. Feb 2014, BEARS, Berkeley. The Problem: Verifying a Chip.

loader
I am the owner, or an agent authorized to act on behalf of the owner, of the copyrighted work described.
capcha
Download Presentation

PowerPoint Slideshow about ' ABCD: “ Booleanizing ” Analog Systems for Verifying Chips' - laszlo


An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.


- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript
abcd booleanizing analog systems for verifying chips
ABCD: “Booleanizing” AnalogSystems for Verifying Chips

Aadithya V. Karthik,

Sayak Ray, PierluigiNuzzo, Alan Mishchenko,

Robert Brayton, and JaijeetRoychowdhury

EECS Dept., The University of California, Berkeley

Feb 2014, BEARS, Berkeley

the problem verifying a chip
The Problem: Verifying a Chip

Specification

Chip designers

Chip

the problem ams verification
The Problem: AMS Verification

Want to verify complete system

e.g., eye opening height > 1V?

Proof or counter-example needed

Example: SERDES

PLL

Analog

parts

CDR

I/O

Surrounded by

Digital Logic

>1V

our approach booleanize the analog parts
Our approach: “Booleanize” the analog parts

Analog models

Challenge:

Digital models

(don\'t mix)

+

ABCD: Boolean

approximation

ALL

BOOLEAN

Continuous

Boolean

Best verification tools = all Boolean, no continuous

SAR-ADC

Boolean T/H

approximation

Boolean

comparator

approximation

Boolean DAC

approximation

Analog components

Digital components

Verification tools accept

Fast

Formal verification, high-speed simulation, test pattern generation, ...

… for the full combined system!

abcd in action
ABCD in action

ABCD

Purely Boolean

Model

Analog Circuit

Example: Channel + Equalizer

Bit Sequence

circuits successfully booleanized
Circuits Successfully Booleanized

Delay line

Charge pump

Power grid

Equalizer

I/O signaling system

SAR-ADC

ad