1 / 13

晶心科技 Andes Technology Innovate SOC Processors TM

晶心科技 Andes Technology Innovate SOC Processors TM. Outline. Company Introduction Products Introduction. Overview of Andes Technology. Andes Highlights. Founded in 2005 March First tier investors and partners ( Government VC , MediaTek , and Faraday )

kylie-campbell
Download Presentation

晶心科技 Andes Technology Innovate SOC Processors TM

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. 晶心科技Andes TechnologyInnovate SOC ProcessorsTM

  2. Outline • Company Introduction • Products Introduction ANDES Confidential

  3. Overview of Andes Technology Andes Highlights • Founded in 2005 March • First tier investors and partners (Government VC, MediaTek, and Faraday) • USD$20M capital for financial stability Andes’ Mission • Provide the best processor-based SoC solution Market Opportunities • The demand of multi-standard and multi-functions for different applications due to the device convergence of consumer electronics • The BRICs demand a big volume for low cost products • Fast growing market in Asia, world-wide IC designs move to Asia ANDES Confidential

  4. Milestones • 03/2005 : Company established • 03/2006 : Andes ISA debut • 12/2006 : AndeSight/AndESLive beta release • 07/2007 : AndeSight/AndESLive v1.2 release • 07/2007 : First AndesCore N1213-S release • 10/2007 : UMC 130nm N1213 hardcore at ~600MHz • 04/2008 : AndeSight 1.3 release • 07/2008 : AndesCore N1003-S release • 07/2008 : AndeSight 1.3.1 release • 09/2008 : AndesCore N903-S release • 09/2008 : TSMC 90nm N1213 hardcore at ~660MHz ANDES Confidential

  5. Andes’ Main Lines of Business AndeStar™ Andes 16/32-bit Mixable ISA AndesCore™ CPU Core Family AndESLive™ ESL Integrated Virtual Environment Andes Embedded™ AndeSoft™ Optimized Target SW such as Linux/RTOS, Middleware, and Application Software. AndeSight™ Integrated Development Environment AndeShape™ SoC + EVB + ICE ANDES Confidential

  6. AndesCoreTM Market Segments • MID/Netbook • MFP • Networking • Gateway/Router • Home entertainment • Smartphone/Mobile phone High-end N12 series • Portable audio/media player • DVB/DMB baseband • DVD • DSC • Toys, Games Mid-range N10 Series • MCU • Storage • Automotive control • Toys Low-end N9 Series ANDES Confidential

  7. JTAG/EDM N9 uCore Instr LM/IF Instr Cache Data Cache Data LM/IF External Bus Interface APB/AHB/AHB-Lite/AMI N903: Low-power Cost-efficient Embedded Controller • Features: • Harvard architecture, 5-stage pipeline. • 16 general-purpose registers. • Static branch prediction • Fast MAC • Hardware divider • Fully clock gated pipeline • 2-level nested interrupt • External instruction/data local memory interface • Instruction/data cache • APB/AHB/AHB-Lite/AMI bus interface • Power management instructions • 45K ~ 110K gate count • 250MHz @ 130nm • Applications: • MCU • Storage • Automotive control • Toys ANDES Confidential

  8. N903 Competition *TSMC free library with max speed synthesis constraint ANDES Confidential

  9. N1033A: Lowe-power Cost-efficient Application Processor • Features: • Harvard architecture, 5-stage pipeline. • 32 general-purpose registers • Dynamic branch prediction • Fast MAC • Hardware divider • Audio acceleration instructions • Fully clock gated pipeline • 3-level nested interrupt • Instruction/Data local memory • Instruction/Data cache • DMA support for 1-D and 2-D transfer • AHB/AHB-Lite/APB bus • MMU/MPU • Power management instructions • Applications: • Portable audio/media player • DVB/DMB baseband • DVD • DSC • Toys, Games ANDES Confidential

  10. N1033A Competition *TSMC free library with max speed synthesis constraint ANDES Confidential

  11. JTAG/EDM EPT I/F N12 Execution Core ITLB DTLB MMU Instruction Cache Instruction LM Data LM Data Cache DMA External Bus Interface AHB HSMP N1213 – High Performance Application Processor • Features: • Harvard architecture, 8-stage pipeline. • 32 general-purpose registers • Dynamic branch prediction. • Multiply-add and multiply-subtract instructions. • Divide instructions. • Instruction/Data local memory. • Instruction/Data cache. • MMU • AHB or HSMP(AXI like) bus • Power management instructions • Applications: • Portable media player • MFP • Networking • Gateway/Router • Home entertainment • Smartphone/Mobile phone ANDES Confidential

  12. N1213 Competition *TSMC free library with max speed synthesis constraint ANDES Confidential

  13. user ICE Evaluation Board Andes Total SW Solution Andesight™ Integrated Development Environment (IDE) Andeslive™ Andeshape™ Toolchains: Compiler Assembler Linker Debugger Simulation Engine SoC Builder Andes SW Solution = + + Andeslive™ Andesight™ Andeshape™ ANDES Confidential

More Related