COE4OI5 Engineering Design. Chapter 2: UP2/UP3 board. UP3. UP3 board contains a Cyclone FPGA, several memory devices and a wide range of I/O features Two versions of the board are available one based on C6 and the other one based on C12 FPGA.
Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.
Chapter 2: UP2/UP3 board
Table 2.1 UP 3 Board’s Cyclone FPGA Features
Table 2.2 UP 3 Board’s Memory Features
Table 2.3 Overview of the UP 3 Board’s I/O Features
Table 2.4 UP 3 Board’s most commonly used FPGA I/O pin names and assignments
Table 2.4 (continued) UP 3 Board’s most commonly used FPGA I/O pin names and assignments
Figures 2.1 and 2.2 The Altera UP 1 board.
Table 2.1 UP 1 device selection jumpers for programming.
Table 2.4 UP 1 Board 10K20RC240 FLEX CHIP I/O pin assignments.