A cmos adiabatic logic for low power circuit design
This presentation is the property of its rightful owner.
Sponsored Links
1 / 18

A CMOS Adiabatic Logic for Low Power Circuit Design PowerPoint PPT Presentation


  • 279 Views
  • Uploaded on
  • Presentation posted in: General

A CMOS Adiabatic Logic for Low Power Circuit Design. IEEE Asia-Pacific Conference on Advanced System Integrated Circuits(AP-ASIC2004)i Aug. 4-5,2004. 所別 : 積體電路設計研究所 指導教授 :林志明 教授 學號 : 95662004 學生:賴秀全. Outline. Abstract Introduction

Download Presentation

A CMOS Adiabatic Logic for Low Power Circuit Design

An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.


- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -

Presentation Transcript


A CMOS Adiabatic Logic for Low Power Circuit Design

IEEE Asia-Pacific Conference on Advanced System Integrated Circuits(AP-ASIC2004)i Aug. 4-5,2004

所別 : 積體電路設計研究所

指導教授 :林志明 教授

學號 : 95662004

學生:賴秀全


Outline

  • Abstract

  • Introduction

  • Adiabatic circuit of two grades connecting

  • ADL inverter

  • ECRL inverter

  • HEERL inverter

  • Proposed circuit architecture

  • Energy analysis

  • Conclusion


Abstract

  • Designed the low power energy recovery circuit using the adiabatic method.

  • Since the circuit operates low frequency (down to 200Mhz), we can save the power consumption than other adiabatic circuit. Proposed circuit was designed usingTSMC0.35um CMOS Technology.

  • Simulation result shows that the circuit can be operating up to 400Mhz


Introduction

  • The power dissipation is a very important concern in the performance of VLSI circuits

  • Using the AC power supply can be charge recovery to original power supply, which is an advantage for low power circuit design. We call the method namelyadiabatic logic。Although adiabatic circuits consume zero power theoretically, they show nonzero power consumption due to resistance in switching the transistor.


Figure1 Adiabatic circuit of two grades connecting


Figure 2 ADL inverter


Figure 3 ECRL inverter


Figure 4HEERL inverter


Figure 5 Proposed circuit architecture


Energy analysis


Energy analysis


Proposed inverter VS ECRL

Figure 6 Proposed inverter VS ECRL


Proposed inverter VS HEERL

Figure 7 Proposed inverter VS HEERL


Power consumption comparison

Figure 8 Power consumption comparison


Conclusion

  • This circuit used a 4-phase trapezoidal power clock for cascading stage.

  • The proposed circuit was designed more simply than HEERL and the power consumption of it can fall by 30% comparing with HEERL under 200Mhz.


References

  • W.C Athas, L.J.Svensson, J.G.Koller, N.Tzartzanis, etc. “Low-power digital systems based on adiabatic-switching principles,” lEEE Trans. On VLSl Systems, vol. 2, no.4,December 1994.

  • A.G. Dickinson, J.S. Denker. “Adiabatic dynamic logic,” IEEE J.S.S.C., vol. 30,pp.311-315, March 1995.

  • Chulwoo Kim, Seung-Moon Yoo, Sung-Mo (Steve) Kang, “NMOS energy recover logic,” Electronics Letters, vol. 36, no.16, August 2000.


  • Login