Automatic generation of software based functional failing test
This presentation is the property of its rightful owner.
Sponsored Links
1 / 22

Automatic generation of software -based functional failing test PowerPoint PPT Presentation


  • 74 Views
  • Uploaded on
  • Presentation posted in: General

Automatic generation of software -based functional failing test. Giovanni Squillero. GOAL. To propose a methodology for automatically devising a functional failing test for a microprocessor, without any information about the underlying microarchitecture. Outline. Background

Download Presentation

Automatic generation of software -based functional failing test

An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.


- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -

Presentation Transcript


Automatic generation of software-based functional failing test

Giovanni Squillero


GOAL

  • To propose a methodology for automatically devising a functional failing test for a microprocessor, without any information about the underlying microarchitecture

[email protected]


Outline

  • Background

  • (Functional) failing tests

  • Proposed methodology

  • Experimental evaluation

  • Conclusions

[email protected]


Background

[email protected]


  • “Very few chips ever designed function or meet their performance goal the first time”

    • R. McLaughlin, S. Venkataraman, C. Lim (2009)

[email protected]


Background

Pre-silicon

DESIGN

Post-silicon

Tape out

PROTOTYPE

[email protected]


Functional failing test

AF56ED90

AF96FB90

[email protected]


Framework

XML

µGP

asm

[email protected]


Language Specification

  • Integer instructions

  • Legacy x87

  • Single-instruction/multiple-data (SIMD)

    • MMX, SSE, SSE2, SSE3, SSSE3, SSE4, …

  • Threads

  • L1 cache hit/miss

XML

[email protected]


Feedback

optimization

evaluation

  • Main loop:

    • Execute the program in safe condition and record signature

    • Increase frequency and/or decrease core voltage and execute the program until a different signature is detected

       Record critical status

Candidate test

Frequency/Voltage

Results

slave

master

[email protected]


Experimental evaluation

  • Possible comparison:

    • State of the art Stability Tests from the overclockers community

IEEE Computer, 2004

[email protected]


Target system

  • Intel Pentium Dual-Core E2180

    • 2007

    • Dual core (2 threads)

    • SSE 3

    • Water cooling

[email protected]


Target system

  • Intel Core i7-950

    • 2009

    • Quad core (8 threads)

    • Simultaneous multithreading

    • SSE 4.2

    • Water cooling

[email protected]


Undervolting (@2.93 GHz)

[email protected]


Undervolting (@3.82 GHz)

[email protected]


Overclocking (@1.2500 V)

[email protected]


Overclocking (@1.24375 V)

[email protected]


HUMIES CLAIM (D)

  • The result is publishable in its own right as a new scientific result independent of the fact that the result was mechanically created

[email protected]


HUMIES CLAIM (E)

  • The result is equal to or better than the most recent human-created solution to a long-standing problem for which there has been a succession of increasingly better human-created solutions

[email protected]


HUMIES CLAIM (G)

  • The result solves a problem of indisputable difficulty in its field

[email protected]


Giovanni Squillero

Politecnico di Torino

Dipartimento di Automatica e Informatica

Corso Duca degli Abruzzi, 24

I-10129 Torino

ITALY

Tel: +39-011564.7186

Fax: +39-011564.7099

http://www.cad.polito.it/staff/squillero/

[email protected]

[email protected]


  • Login