Cathode strip chambers
This presentation is the property of its rightful owner.
Sponsored Links
1 / 11

Cathode Strip Chambers PowerPoint PPT Presentation


  • 56 Views
  • Uploaded on
  • Presentation posted in: General

Cathode Strip Chambers. University of California, Irvine D. Hawkins, A. Lankford, M. Medve, S. Pier, M. Schernau, S. Shim, D. Stoker Brookhaven National Laboratory A. Gordeev, V. Gratchev, S. Junnarkar, A. Kandasamy, P. O’Connor, V. Polychronakos, V. Tcherniatine. DSP Module.

Download Presentation

Cathode Strip Chambers

An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.


- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -

Presentation Transcript


Cathode strip chambers

Cathode Strip Chambers

University of California, Irvine

D. Hawkins, A. Lankford, M. Medve,

S. Pier, M. Schernau, S. Shim, D. Stoker

Brookhaven National Laboratory

A. Gordeev, V. Gratchev, S. Junnarkar,

A. Kandasamy, P. O’Connor,

V. Polychronakos, V. Tcherniatine


Dsp module

DSP Module


Testing in the lab

Testing in the Lab

  • PC-based National Instruments VME interface

  • Microsoft Visual C++

  • PC-DAQ

  • Joint test of On-Chamber electronics

  • DSP debugging with Texas Instruments Code Composer Studio


Rod facts

ROD Facts

  • Number of RODs:16 in initial stage, 32 final stage

  • Number of ROD crates: 2

  • One partition per endcap

  • Fragment size: 200 Bytes (with safety factor of 5)

  • Input bandwidth: 1.1 Gbytes/s/ROD

  • Output bandwidth: 20 Mbytes/s/ROD

  • Reset times: 3 s Powerup from Flash memory


Configuration data size

Configuration data size

  • FPGA: 1.5 Mbytes per ROD

  • DSP: 1 Mbyte per ROD

  • Calibration constants: 9.6 kBytes per ROD

  • To be loaded over VME backplane


Future plans

Future Plans

  • Fully functional ROD ready for production at the end of 2003

  • Flexible output format due to DSP code written in C

  • Continue ROD DSP software development

  • Want two ROD crates and RCCs by March 2003 for software development and system integration tests


Future plans1

Future Plans

  • Beam test in 2003 possible

  • We expect a combined test beam run with other detectors in 2004

  • Use in precommissioning of small wheels on surface during late 2005 possible

  • Installation in USA15 scheduled for May 2006


  • Login