1 / 19

程式发展流程

Tonyluo. 程式发展流程. Circuit Generation Flow. Describes circuit components and how they are connected. CircuitDescription file is separated into five sections: /* comments section */ %CIRCUIT , %GROUP , %VALUE , %ADAPTOR /* comments section */

ira-levy
Download Presentation

程式发展流程

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Tonyluo 程式发展流程

  2. Circuit Generation Flow

  3. Describes circuit components and how they are connected. CircuitDescription file is separated into five sections: /* comments section */ %CIRCUIT, %GROUP,%VALUE,%ADAPTOR /* comments section */ Comments that identify the pc board for which the program was written. It is also recommended to use this section for keeping a record of any modifications made to the file. %CIRCUIT; Contains the Name, type and circuit connections of every component. R1 R CR1_A, Q1_B; %GROUP; This optional section contains groups of banked devices and cluster devices, which can be tested in parallel. BANKNAME BANK COMPONENT-NAME LIST; %VALUE Contains the value, tolerance, flagspecs and special operator messages. R1 = 1K, MSG='8875-5446-00'; %ADAPTOR Defines tester type(s) supported by each %ADAPTOR section: %ADAPTOR:2286TEMP; Multiple adaptor sections are permitted in each file. Maps the circuit connections to the test system nails. Syntax TEST-NAIL(s) = CIRCUIT-NODE(s); Example F1 = U9_1;

  4. Circuit Description Program Elements

  5. ATG Monitor Page

  6. 1 These files should be archived for Test Set Support.2 These files are needed for the RTS (Run Time system).

  7. Automatic Test Generator (ATG) Flow Automatic test generation (ATG) using the ATG monitor page is designed to allow specific (Y/N) control to each major ATG process. ATG is purposely divided into two steps. ATG STEP-1 processes the input (.CKT) file and necessary component library information into binary (.WOR) and (.IDX) files. An ASCII (.AXR) circuit cross reference report is also generated. By careful review of the (.AXR) file, you validate your CKTGEN data entry and make any necessary corrections before developing actual test programs in ATG STEP-2.

  8. ATG STEP-2, via user selectable options, generates test programs in separate files including an analysis report for each test program. Each analysis report must be carefully scrutinized for warnings, errors, and post ATG summary information for every component. Note that it is optional to re-run ATG STEP-1 options during ATG STEP-2.

  9. Nail Assignment Flow

  10. Nail Assignment Monitor Page Default File Extensions

  11. NAIL ASSIGNMENT Page

  12. Nail Assignment Process

  13. Translate Page

  14. Default File Extensions 1 These files should be archived for Test Set Support2 This file is needed for the RTS (Run Time System).

  15. Translate and Debug Development Flow

More Related