A digital design flow for secure integrated circuits
This presentation is the property of its rightful owner.
Sponsored Links
1 / 20

A Digital Design Flow for Secure Integrated Circuits PowerPoint PPT Presentation


  • 142 Views
  • Uploaded on
  • Presentation posted in: General

A Digital Design Flow for Secure Integrated Circuits. Written By: Kris Tiri and Ingrid Verbauwhede Presented By: William Whitehouse. Secure Digital Design Flow. Purpose Wave Dynamic Differential Logic Differential Pair Routing Proposed Design Flow Experimental Results Comments. Purpose.

Download Presentation

A Digital Design Flow for Secure Integrated Circuits

An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.


- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -

Presentation Transcript


A digital design flow for secure integrated circuits

A Digital Design Flow for Secure Integrated Circuits

Written By: Kris Tiri and Ingrid Verbauwhede

Presented By: William Whitehouse


Secure digital design flow

Secure Digital Design Flow

  • Purpose

  • Wave Dynamic Differential Logic

  • Differential Pair Routing

  • Proposed Design Flow

  • Experimental Results

  • Comments


Purpose

Purpose

Small integrated circuits are vulnerable to side-channel attacks (SCA). The authors present a digital VLSI design flow to create secure power-analysis-attack-resistant ICs. The proposed design flow uses a technique to balance the power consumption of the logic gates. It is independent of the cryptographic algorithm or arithmetic implemented.


Wave dynamic differential logic

Wave Dynamic Differential Logic

  • Wave Dynamic Differential Logic (WDDL) was chosen for its constant power consumption

  • WDDL Library contains 37 of 53 basic logic functions

WDDL AND-OR-INVERT example


Wddl output voltage

WDDL Output Voltage

  • Demonstration of the output voltage for a WDDL gate:


Wddl load capacitance

WDDL Load Capacitance

  • Load capacitances of differential outputs must be matched to achieve constant power consumption

  • Load capacitance is made of:

    • Intrinsic output capacitance

    • Interconnect capacitance

    • Intrinsic input capacitance

  • With the shrinking of the channel length of the transistors the interconnect capacitance becomes the dominant capacitance


Interconnect capacitance

Interconnect Capacitance

  • The WDDL true and false output interconnects are routed in parallel such that they are:

    • on adjacent tracks of the routing grid

    • on the same layers

    • the same length

  • Interconnect must have the same parasitic effects (resistance and capacitance)

  • Interconnects must be routed to control crosstalk


Differential pair routing

Differential Pair Routing

  • To add the differential pair routing to the secure design flow the authors split the routing into two steps:

    • Fat Wire Routing

    • Interconnect Decomposition


Interconnect decomposition

Interconnect Decomposition

  • This figure illustrates the interconnect decomposition:


Capacitance comparisons

Capacitance Comparisons

  • Variation of the input capacitance of true/false WDDL gates is within 10%

  • Variation between true/false interconnect capacitance of differential pair routing is within 20%

  • Variation between true/false interconnect capacitance of regular routing of true/false gates is 50%


Proposed design flow

Proposed Design Flow

  • The following is the authors’ proposed secure digital design flow:


Additional design flow stages

Additional Design Flow Stages

  • New stages include Cell Substitution and Interconnect Decomposition:


Experimental results

Experimental Results

  • Subset of DES algorithm


Transient simulation

Transient Simulation

  • A differential power analysis (DPA) attack was performed on the two designs.


Prototype ic

Prototype IC

  • Secure and Insecure AES Core were design and fabricated on the same die:


Power analysis of prototype ic

Power Analysis of Prototype IC


Dpa attack on prototype ic

DPA Attack on Prototype IC


Comments

Comments

  • Good case for use of differential gates

  • Designs SCA resistant ICs

  • Easy to add into digital design flow and not much overhead

  • Independent of cryptographic algorithm

  • Larger area and power consumption

  • Much Lower throughput


Improvements

Improvements

  • Only use WDDL gates and differential pair routing on some blocks of the design

  • The WDDL library only has 70% of basic logic functions in a standard cell library


Questions

Questions

  • If you have any questions please email me at:

    [email protected]


  • Login