1 / 10

And Then a Miracle Occurs….

And Then a Miracle Occurs…. 5 years and many dollars later……. What’s so Funny about Science? By Sidney Harris (1977). A Closer Look at Wafer-Level Stacking. “ Super-Contact ”. Oxide Silicon. Dielectric(SiO2/SiN) Gate Poly STI (Shallow Trench Isolation). W (Tungsten contact & via)

hammett
Download Presentation

And Then a Miracle Occurs….

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. And Then a Miracle Occurs…. 5 years and many dollars later…….. What’s so Funny about Science? By Sidney Harris (1977)

  2. A Closer Look at Wafer-Level Stacking “Super-Contact” Oxide Silicon Dielectric(SiO2/SiN) Gate Poly STI (Shallow Trench Isolation) W (Tungsten contact & via) Al (M1 – M5) Cu (M6, Top Metal)

  3. Super-Orion wafer before Bonding

  4. Next, Stack a Second Wafer & Thin:

  5. Stacking Process Sequential Picture Two wafer Align & Bond Course Grinded Fine Grinded After CMP Si Recessed

  6. Grinding Striation at Center Grinding Striation at Middle Grinding Striation at Edge Grinding striation vanishes after CMP on pattern wafer Striation caused by grinding disappears after CMP, depth of striation not more than 0.10 µm

  7. Stacking Alignment, Infra Red Microscope Images VERNIER_X-axis Misalignment Tezzaron’s Alignment Target Wafer Left (-80mm,0) Wafer Right (+80mm,0) Wafer Left (-80mm,0) Wafer Right (+80mm,0) VERNIER_Y-axis Misalignment Staked wafer picture Wafer Left (-80mm,0) Wafer Right (+80mm,0)

  8. High Precision Alignment Misalign=0.3um Top wafer Bottom wafer

  9. Then, Stack a Third Wafer: 3rd wafer 2nd wafer 1st wafer: controller

  10. Finally, Flip, Thin & Pad Out: 1st wafer: controller 2nd wafer 3rd wafer This is the completed stack!

More Related