1 / 12

Seongjoo Lee

Circuit Design Towerjazz 0.18um CMOS Process ( 17. Jul.2014). Seongjoo Lee. < Outline >. 1. Circuit Design 2. Next plan. 1 . Circuit Design. 1 .1 Current splitter. 92.94μm. 4-way split current. 104.03μm. 1 . Circuit Design. 1 .1 Current splitter. Current saturation range.

Download Presentation

Seongjoo Lee

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Circuit Design Towerjazz 0.18um CMOS Process (17.Jul.2014) Seongjoo Lee

  2. < Outline > 1. Circuit Design2. Next plan

  3. 1. Circuit Design 1.1 Current splitter 92.94μm 4-way split current 104.03μm

  4. 1. Circuit Design 1.1 Current splitter Current saturation range Linear current(∵Saturation) MOSFET Transconductance Strong Inversion Target

  5. 1. Circuit Design 1.1 Current splitter Current saturation range • Current Mirror • MOSFET Saturation region => stable current(DC current) • MOSFET Strong Inversion => Smaller Transconductance than Weak Inversion • (Comparably Noise ↓) Linear current(∵Saturation) MOSFET Transconductance Strong Inversion Target

  6. 1. Circuit Design 1.2 DAC Reference Voltage Generator 92.06μm 74.68μm Reference voltage Generator

  7. 1. Circuit Design 1.2 DAC Reference Voltage Generator Current saturation range Linear current(∵Saturation) MOSFET Transconductance Strong Inversion Target

  8. 1. Circuit Design 1.3 4-b DAC(Digital-to-Analog Converter) 88.51μm 16 state current control circuit 35μm

  9. 1. Circuit Design 1.3 4-b DAC(Digital-to-Analog Converter) Linear current(∵Saturation) MOSFET Transconductance Current saturation range Strong Inversion Target

  10. 1. Current Mirror Design 1.4 Current Divider

  11. 1. Current Mirror Design 1.4 Current Divider Linear current(∵Saturation) MOSFET Transconductance Current saturation range Strong Inversion Target

  12. 2. Next Plan • I am going to exercise Current Mirror Design. • I will design DAC in chip.

More Related