1 / 23

Novel Reconfigurable Silicon Physical Unclonable Functions

Novel Reconfigurable Silicon Physical Unclonable Functions. Yingjie Lao and Keshab K. Parhi Department of Electrical and Computer Engineering University of Minnesota, Twin Cities April 11 th , 2011. 1. Introductions. 2. Solutions. 3. Experimental Results. 4. Summary and Future Work.

ginny
Download Presentation

Novel Reconfigurable Silicon Physical Unclonable Functions

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. FDSCPS 2011 Novel Reconfigurable Silicon Physical Unclonable Functions Yingjie Lao and Keshab K. Parhi Department of Electrical and Computer Engineering University of Minnesota, Twin Cities April 11th, 2011

  2. 1. Introductions 2. Solutions 3. Experimental Results 4. Summary and Future Work Outline

  3. Motivation “It is estimated that as much as 10% of all high-tech products sold globally are counterfeit which leads to a conservative estimate of $100 billion of revenue loss.” [Guajardo et al, 2008] Several invasive and semi-invasive physical tampering methods have been developed, which made it possible to learn the ROM- based keys through attacks and compromise systems by using counterfeit copies of the secret information.

  4. Introduction Physical Unclonable Functions(PUFs) -a function which is an innovative circuit primitive that exploits the unique intrinsic uncontrollable physical features which are introduced by manufacturing process variations. Physical Objects Process Variations PUF Unpredictable Behavior Easy to Evaluate Hard to Clone Anti-counterfeiting marks for ICs

  5. Previous Work • Ravikanth et. al proposed the first PUF in literature in 2001. After that, several research groups have developed a variety types of PUFs. At the same time, commercialization of the PUFs also has led to some startups. S-RAM PUF [Guajardo et al., Su et al. 2007] FPGA "butterfly“ PUF [Kumar et al. 2008] Ring Oscillator Silicon PUF[Edward et al. 2002] MUX Silicon PUF[Gassend et al. 2002]

  6. Problem for Static PUF • Reconfigurability for PUF is desirable: • To updatable authentication keys • To improve the security, as we can reconfigure the challenge-response behaviors Reconfigurable PUF: updatable Challenge-like Challenge-like Reconfigurable RO Silicon PUF FPGA based The frequencies of ring oscillators can be evaluated by attackers Hard to implement: lower level design detail, symmetrical routing Vulnerable to attacks & Poor performance.

  7. 1. Introductions 2. Solutions 3. Experimental Results 4. Summary and Future Work Outline

  8. Solutions n PUF (Challenge) Response • Non-FPGA based methods • Reconfigurable Challenge- • Response Behaviors 2. Reconfigurable PUF Circuits

  9. Method One (I) • LFSR (Linear Feedback Shift Register) • Hash Function Pre-process Challenge - To generate new sets of challenge bits, while ensure the security

  10. Method One (II) Output Recombination • Similar idea used in prior Ring Oscillator PUF No correlation among different outputs

  11. Method Two (I) Reconfigurable Feed-Forward PUF Why feed-forward? - Add nonlinearity into PUF, make it hard to model, improve the security Types of feed-forward? • Feed-forward Cascade • Feed-forward Overlap • Feed-forward Separate [Lee et al, 2004]

  12. Method Two (I) Reconfigurable Feed-Forward PUF - Can be configured among the 3 different types of feed-forward structures

  13. Method Two (II) MUX and DeMUX PUF - Can choose to skip some stages instead of propagating the rising edge signal successively

  14. 1. Introductions 2. Solutions 3. Experimental Results 4. Summary and Future Work Outline

  15. Experiment Methodology -SPICE Simulation -65nm technology -Parameter Model from SSTA (Statistical Static Timing Analysis) • Measurements: -Security: Inter-Chip Variations -Reliability: Intra-Chip Variations -Reconfigurability

  16. Result I *Variation is the Hamming Distance of two digital responses divided by the total bit length ( challenge and response both have 100 bits in our simulation)

  17. Result II *Reconfigurability is the Hamming Distance of two digital responses, which we generated by only altering the configure data but fixing the challenge bits, then divided by the total bit length ( Used to test the randomness )

  18. 1. Introductions 2. Solutions 3. Experimental Results 4. Summary and Future Work Outline

  19. Summary • Problem: reconfigurable PUF • Novel non-FPGA based methods: - Reconfigurable CRPs - Reconfigurable PUF circuits • Simulation results validated proposed structures • Also take the reliability and the security into consideration: - Reconfigurable feed-forward MUX PUF has the best performance!

  20. Future Work • Strong authentication scheme for reconfigurable PUFs • Examine the properties of reconfigurable PUFs by mathematical methods • Improve the reliability and the security of reconfigurable PUFs

  21. Thank You !

  22. References [1] R. Pappu, B. Recht, J. Taylor, and N. Gershenfeld, “Physical one-way functions.” Science, vol. 297(5589), p. 2026, 2002. [2] B. Gassend, D. Clarke, M. V. Dijk, and S. Devadas, “Silicon physical unclonable functions,” the 9th ACM Conference on Computer and Communications Security, p. 160, 2002. [3] ——, “Controlled physical unclonable functions,” in Computer Security Application Conference, 2002, pp. 149–160. [4] S. Kumar, J. Guajardo, R. Maesyz, G. Schrijen, and P. Tuyls, “Extended abstract: The butterfly PUF protecting IP on every FPGA,” Hardware-Oriented Security and Trust (HOST 2008), pp. 67–70, 2008. [5] R. Maes, P. Tuyls, and I. Verbauwhede, “Intrinsic PUFs from flip-flops on reconfigurable devices,” in Benelux Workshop Information and System Security (WISSec 08), 2008. [6] D. E. Holcomb, W. P. Burleson, and K. Fue, “Initial SRAM state as a fingerprint and source of true random numbers,” in Conference on RFID Security, 2007. [7] U. Ruhrmair, F. Sehnke, J. Solter, G. Dror, S. Devadas, and J. Schmidhuber, “Modeling attacks on physical unclonable functions,” in Conference on RFID Security, 2010. [8] M. Majzoobi, F. Koushanfar, and M. Potkonjak, “Techniques for design and implementation of secure reconfigurable PUFs,” ACM Transactions on Reconfigurable Technology and Systems, vol. 2, no. 1, pp. 1–33, 2009. [9] D. Lim, J. W. Lee, B. Gassend, G. E. Suh, M. V. Dijk, and S. Devadas, “Extracting secret keys from integrated circuits,” IEEE Transaction on Very Large Scale Integration Systems, vol. 13, no. 10, p. 1200, 2005. [10] H. Chang and S. Sapatnekar, “Statistical timing analysis considering spatial correlation in a pert-like traversal,” in IEEE International Conference Computer-Aided Design Integrated Circuits and Systems, 2003, pp. 621–625. [11] J.-W. Lee, D. Lim, B. Gassend, G. E. Suh, M. van Dijk, and S. Devadas, “A technique to build a secret key in integrated circuits with identification and authentication applications,” in IEEE International Conference Computer-Aided Design Integrated Circuits and Systems, 2003, pp. 621–625.

  23. References [12] K. Kursawe, A. Sadeghi, D. S. B. Skoric, and P. Tuyls, “Reconfigurable physical unclonable functions – enabling technology for tamper-resistant storage,” in 2nd IEEE International Workshop on Hardware-Oriented Security and Trust(HOST), 2009, pp. 22–29. [13] A. M. S. Morozov and P. Schaumont, “An analysis of delay based PUF implementations on FPGA,” Springer, pp. 382–387, 2010. [14] D. Merli, F. Stumpf, and C. Eckert, “Improving the quality of ring oscillator PUFs on FPGAs,” in WESS ’10 Proceedings of the 5th Workshop on Embedded Systems Security, 2010. [15] J. Guajardo, S. S. Kumar, G.-J. Schrijen, and P. Tuyls, “FPGA intrinsic PUFs and their use for IP protection,” Cryptographic Hardware and Embedded Systems, 2007. [16] J. Cong, “Challenges and opportunities for design innovations in nanometer technologies,” SRC Design Science Concept Paper, 1997. [17] S. Nassif, “Delay variability: Sources, impact and trends,” in Solid-State Circuits Conference, 2000, pp. 368–369. [18] L. Alaus, D. Noguet, and J. Palicot, “A reconfigurable linear feedback shift register operator for software defined radio terminal,” IEEE International Symposium on Wireless Pervasive Computing, 2008. [19] P. Kitsos, N. Sklavos, N. Zervas, and O. Koufopavlou, “A reconfigurable linear feedback shift register (LFSR) for the bluetooth system,” in IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2001. [20] M. Zeghida, B. Bouallegue, A. Baganne, and M. Machhout, “A reconfigurable implementation of the new secure hash algorithm,” Second International Conference on Availability, Reliability and Security (ARES), pp. 281–285, 2007. [21] B. Gassend, D. Clarke, M. V. Dijk, and S. Devadas, “Silicon physical random functions,” in ACM Conference on Computer and Communications Security, 2002, pp. 148–160.

More Related