140 likes | 257 Views
Microprocessors and Microcontrollers. by Dr. K.K.Thyagharajan, M.E., Ph.D. Professor Department of Information Technology R.M.K. Engineering College Websites: www.tansitresearch .com www.geocities.com/kkthyagharajan/ Email: kktflashtraining@yahoo.co.in. 8085 Architecture.
E N D
Microprocessors and Microcontrollers by Dr. K.K.Thyagharajan, M.E., Ph.D. Professor Department of Information Technology R.M.K. Engineering College Websites: www.tansitresearch.com www.geocities.com/kkthyagharajan/ Email: kktflashtraining@yahoo.co.in
8085 Architecture • 8085 includes the following components: • Interrupt Control • Serial I/O Control • 8 bit Internal Data Bus • Accumulator • Temporary Register • Instruction Register • Instruction Decoder • Flags Register • Arithmetic Logic Unit (ALU) • Register Array • Timing and Control • Address Buffer
8085 Interrupt Control A hardware interrupt is a pin provided in 8085 The 8085 microprocessor has five hardware interrupts. If more than one interrupts are occurring simultaneously they will be recognized according to the priority set by the microprocessor. Table 2.1: Interrupts
Bus is a group of lines used to transfer bits. • If an instruction has one operand (data) that data must be available in the Accumulator (e.g. Logical operations like NOT); from Accumulator ALU takes it and processes. • When an instruction has two operands (e.g. ADD instruction) one operand is stored in Accumulator and the other operand is stored / transferred to temporary register. • Any instruction, which is to be executed, is brought to the instruction register. • The Instruction decoder decodes the first byte of the instruction because this generally indicates the operation to be performed. Then it decides the number of machine cycles to be generated.
ALU Arithmetic Operations Addition Subtraction Increment Decrement Compare Logic Operations AND OR EX-OR NOT Shift/Rotate
Timing Diagram The sequence of operations that a processor has to carry out for executing the instruction is called Instruction cycle. Each instruction cycle of a processor consists of a number of machine cycles
Address Opcode Mnemonic 4100 3E MVI A, 9AH 4101 9A