Download Policy: Content on the Website is provided to you AS IS for your information and personal use only and may not be sold or licensed nor shared on other sites. SlideServe reserves the right to change this policy at anytime. While downloading, If for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.
representative IC counters
We’ll break left-to-right convention,
especially in counter diagrams
If 2N = X, do not do steps 2 and 3
the outputs of these FFs to the NAND inputs.
counter : Fig. 7-9
Clear ( C0 )
* FF 개수 증가
The total propagation delay
증가하고 fmax 감소
such that they are HIGH only when the outputs of
all lower-order FFs are in the HIGH state
ABC = (J = K)
Design in 7-14
AB =( J = K)
(b) What must be done to convert this counter to MOD-32
a four input AND gate whose inputs are A, B, C, and D
(c) Determine fmax for the MOD-32 parallel counter
5, 4, 3, 2, 1, 0, 5, 4, 3, 2, 1, ...
4 distinct states
(Initial Content of the 74ALS164 = 00000000)
Q0 - Q7으로 출력됨(따라서 Transparent Latch 라고도 함)
p. 333, Fig. 7-12 참고