1 / 30

Passive Distortion Compensation for Package Level Interconnect

Passive Distortion Compensation for Package Level Interconnect. Dongsheng Ma & Janet Wang Univ. of Arizona. Chung-Kuan Cheng UC San Diego. Outline. Motivation Review of High-Speed Serial Links Passive Distortion Compensation Theory Implementation Simulation Results

fynn
Download Presentation

Passive Distortion Compensation for Package Level Interconnect

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Passive Distortion Compensation for Package Level Interconnect Dongsheng Ma & Janet Wang Univ. of Arizona Chung-Kuan Cheng UC San Diego

  2. Outline • Motivation • Review of High-Speed Serial Links • Passive Distortion Compensation • Theory • Implementation • Simulation Results • Power Management and System Integration • Research Direction

  3. Normalized unit to 90nm node Technology (nm) 1. Motivation: ITRS Bandwidth Projection Courtesy of Hamid Hatamkhani et al., DAC ‘06 • Abundant on-chip bandwidth • Off-chip bandwidth is the bottleneck • Many chip are I/O limited

  4. 2. Review of High-Speed Serial Links

  5. 3. Passive Distortion Compensation Distortionless Transmission Line Typical RLC Transmission Line Intentionally make leakage conductance satisfy R/G=L/C Frequency response becomes flat from DC mode to Giga Hz Frequency dependent phase velocity (speed) and attenuation

  6. 3.1 Theory: Telegrapher’s Equations • Telegrapher’s equations • Wave Propagation • Propagation Constant • Characteristic Impedance • and correspond to attenuation and phase velocity. Both are frequency dependent in general.

  7. 3.1 Theory: Distortionless Lines • Distortionless transmission line If Both attenuation and phase velocity become frequency independent

  8. 3.1 Theory: Differential Case Common Mode – Current flowing in the same direction Differential Mode – Current flowing in the opposite direction Shunt between each line to ground Shunt between the two lines

  9. 3.2 Implementation • Evenly add shunt resistors between the signal line and the ground • Non-ideality

  10. 3.2 Implementation: MCM trace MCM trace vs. On-chip interconnect On-chip MCM ~10 cm ~ 10 mm Length Series Resistance 1 Ω/mm 1 Ω/μm Frequency dependency of line parameters Large Small Operation region RLC RC

  11. 3.2 Implementation: A MCM Stripline Case • Control the signal line thickness to minimize skin effect (cost vs. distortion) • Assume LCP dielectric Geometry based on IBM high-end AS/400 system

  12. 3.3 Simulation: Methodology • Transient simulation in Hspice • Each transmission line segment is modeled by W-element using frequency-dependent tabular model • Discrete resistors • Used CZ2D tool from IBM for RLGC extraction • Part of IBM EIP (Electrical Interconnect & Packaging) suite. • Fast and accurate • Ensures causality of transient simulation

  13. 3.3 Simulation: RLGC vs. Frequency • Match at DC • Boost up low frequency traveling speed • Balance low frequency attenuation and high frequency attenuation R L C G Z0 = 78 Ω, delay = 57.78 ps/cm R1MHz=11.07 Ω/cm, L1MHz=5.52e-3 μH/cm, C1MHz =0.74 pF/cm Rshunt =L1MHz/R1MHzC1MHz = 669.5 Ω/cm

  14. 3.3 Simulation: Shunt Resistor Spacing • Number of shunt resistors = N • Resistors are implemented with embedded carbon paste film • Spacing depends on the target data rate

  15. 3.3 Attenuation • W8μm/t2μm/b20μm

  16. 3.3 Phase Velocity • W8μm/t2μm/b20μm

  17. 3.3 Simulation: Pulse Response DC saturation voltage determined by the resistor ladder less severe ISI effect

  18. 3.3 Jitter and Eye opening for 2um case • W8μm/t2μm/b20μm • Each shunt resistor is 669.5 ohm • Z0=78 ohm • For 10cm line, Rdc = 66.9 ohm; for 20 cm line, Rdc=33.5 ohm

  19. 3.3 Jitter and Eye opening for 4.5um case • W8μm/t4.5μm/b20μm • Each shunt resistor is 1232 ohm • Z0=71.1 ohm • For 10cm line, Rdc = 123.2 ohm; for 20 cm line, Rdc=61.6 ohm

  20. 3.3 Simulation: Eye Diagrams • W8μm/t2μm/b20μm/L10cm • 1000 bit PRBS at 10Gbps • W-element + tabular RLGC model in HSpice Without shunt resistors With 10 shunts (each = 669.5) Reduced amplitude Clear eye opening Jitter = 5.57 ps Eye opening = 0.426 V Jitter = 22.5 ps Eye opening = 0.51 V

  21. 3.3 Best Eye Diagram for 2um thick case • W8μm/t2μm/b20μm/L10cm Eye opening Jitter Best case when each shunt is 500 ohm Jitter = 4.63 ps Eye opening = 0.35645 V Jitter & eye opening v.s. shunt value

  22. 3.3 Eye Diagram for 4.5um thick case when matched at DC • W8μm/t4.5μm/b20μm/L10cm Open ended 10 shunts matched at DC Jitter = 22.8 ps eye opening = 0.525 V Sleepy Eye

  23. 3.3 Best Eye Diagram for the 4.5um thick case • W8μm/t4.5μm/b20μm/L10cm Eye opening Jitter Best case when each shunt is 500 ohm Jitter = 11.97 ps Eye opening = 0.44036 V Jitter & eye opening v.s. shunt value

  24. 3.3 Eye Diagram for the MCM trace • W8μm/t4.5μm/b20μm/L20cm Terminated with Z0 20 shunts matched at DC Jitter = 37.237 ps Eye opening = 0.214 Jitter = 23.24 ps eye opening = 0.238 V

  25. 4. Adaptive Power Management (APM) • The distortionless signaling simplifies the interface circuitry. However, the twice heavier attenuation due to passive compensation calls for adaptive power management; • With adaptive power management, we adaptively regulate the power supply of the transmitter according to attenuation; • The regulated supply voltage guarantees the speed of transmission while keeping the minimal power overhead and well-controlled bit-error rate.

  26. 4. APM Preliminary Results

  27. 4. APM Controller

  28. 4. System Integration • The reduction of the jitter leaves larger design margin for interface circuit design; • To enable an effective and accurate communication, the operation of transmitter and receiver must be well synchronized. This requires accurate clock positioning and phase locking; • Synergic method will be taken to achieve mutual compensation and joint leverage on signal accuracy, attenuation and system power.

  29. 5. Research Direction • Develop analysis models for the technology • Eye diagram analysis via step responses • Power consumption • Optimize technologies • Chip carrier and board technologies • Redistribution • Physical dimensions • Shunts, terminators • Prototype fabrication & measurement • More applications: clock trees, buses • Incorporate transmitter/receiver design

  30. The End Thank you!

More Related