1 / 15

# Timing Analysis - PowerPoint PPT Presentation

Timing Analysis. Chaitanya Bandi. Instructor: Dr. Vishwani D. Agrawal ELEC 7770 Advanced VLSI Design Team Project. Need for Timing Analysis.

I am the owner, or an agent authorized to act on behalf of the owner, of the copyrighted work described.

## PowerPoint Slideshow about ' Timing Analysis' - elysia

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.

- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript

Chaitanya Bandi

Instructor: Dr. Vishwani D. Agrawal

ELEC 7770

• High-performance integrated circuits have traditionally been characterized by the clock frequency at which they operate.

• While timing measurements can theoretically be performed using a rigorous circuit simulation, such an approach is liable to be too slow to be practical.

• A primitive logic gate has an intrinsic delay.

• Static Timing analysis after Synthesis (Pre-Layout Analysis)

• Static Timing analysis after Place and Route (also called as Post-Layout Analysis)

Only two kinds of timing errors are possible in such a system:

• A hold time violation, when a signal arrives too early, and advances one clock cycle before it should.

• A setup time violation, when a signal arrives too late, and misses the time when it should advance.

From the Synthesis report of the Area and Delay Optimized versions, the Area Optimized version has lesser Area and Delay compared to the Delay Optimized version.

• QuickSim

• Mach TA

• Eldo

• Leonardo (Results from the Synthesis)

• Extract the schematic from the Netlist.

• Export it as a Spice format.

• Force vectors to observe the critical path from the simulation results files.

• Find the critical path from the Waveform Viewer (EZWAVE)

• The Delays from the Area Optimized netlist shows that the CPU design has a critical path that has a delay of 13.13ns

• This is just an estimate of the pre-layout timing analysis. This delay may differ based on the level of optimization.

• The Post layout incorporates both the block and routing delays as a final analysis of the design’s timing constraints.

• Post layout simulation is a better parameter to find the maximum operational frequency and behavior of the circuit.

• Technology that is supported by the timing analysers.

• 32-bit Processor requires simulation of few days to perform the timing and power analysis. A 16-bit processor would have been a better choice.