A Physical Resource Management Approach to Minimizing FPGA Partial Reconfiguration Overhead. Heng Tan and Ronald F. DeMara University of Central Florida. Agenda. Introduction Previous work on reducing Partial Reconfiguration overhead Develop a multi-step physical area management strategy
Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.
Heng Tan and Ronald F. DeMaraUniversity of Central Florida
For partial reconfiguration operations, especially those running on a SOC configuration,
Find way to optimize them . . .
Basic concept and capability for PR proposed by Xilinx
Combined MD5 / SHA-1
Step Function – Area Utilization
Original AlgorithmModule Based Frame Based
SHA-1 192(slices) 65(slices)32(slices)
MD5 881(slices) 168(slices) 32(slices)
Combined 1068(slices) 324(slices) 32(slices)