1 / 14

Subthreshold SRAM Designs for Cryptography Security Computations

Umm Al- Qura University, Makkah Saudi Arabia. Subthreshold SRAM Designs for Cryptography Security Computations. Adnan Gutub The Second International Conference on  Software Engineering and Computer Systems (ICSECS2011) University Pahang Malaysia 27-29 June 2011. Outline. Introduction

donnel
Download Presentation

Subthreshold SRAM Designs for Cryptography Security Computations

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Umm Al-Qura University, Makkah Saudi Arabia Subthreshold SRAM Designs for Cryptography Security Computations AdnanGutub The Second International Conference on  Software Engineering and Computer Systems (ICSECS2011) University Pahang Malaysia 27-29 June 2011

  2. Outline • Introduction • Background • crypto-system complexity • CMOS SRAM for Crypto Designing • SRAM Potential & Power reduction • Reliability of Low-Power SRAM • low power SRAM designs • Remarks

  3. Introduction • Saving Power: cryptographic computations hardware designs • performance • transistor count • power consumption = a real problem. • Reliability : balance of • Performance • energy utilization

  4. Background • Before: Efficiency of hardware power consumption depended on • device technology • circuit optimization • Currently: new solutions power utilization problems • Computer architecture • electronics engineering

  5. crypto-system complexity • difficulty and time consuming • hardware modeling • verifications • analysis of power and performance • early stages of hardware designing • avoid starting again every time • cryptography hardware designing • top-level: structured or behavioral • circuit optimizations: • logical level • gate level • semiconductor devices

  6. crypto-system complexity • low power design methods: all design levels independently • So complete crypto hardware system benefit from total power efficiency gained. • Many technology tools have been developed for industrial general designing purposes • Accordingly, power estimation studies at architecture level are becoming a more important research subject

  7. CMOS SRAM for Crypto Designing • Cryptographic hardware = problem of power consumption = crypto memory = CMOS memory power optimization • CMOS memory circuits optimization = utilizing subthreshold leakage • CMOS technology = improving = supply voltage, VDD = decreasing, = threshold voltage, VTH,= decrease • crypto-computation circuit performance (speed) = practical level = lowering VDD and VTH, • portable small devices (i.e. notebooks, mobiles, smartcards…etc) = subthresholdCMOS transistors in crypto hardware design and operation is getting important

  8. CMOS SRAM for Crypto Designing Standard 6T SRAM Cell

  9. SRAM Potential & Power reduction • Keep: 6T SRAM cell structure • Modify: • voltages • Increasing VDD & VTH (shifting the voltage swing)  more speed  reduce leakage power consumption • transistors sizes & design it self • transistor sizing and adding a sleep transistor before connecting the cell to ground

  10. SRAM Potential & Power reduction • transistors sizes & design it self • Adding sleep transistor before connecting the cell to ground

  11. SRAM Potential & Power reduction • transistors sizes & design it self • change standard design number of transistors and invent new structure by adding power efficiency transistors

  12. Reliability of Low-Power SRAM • low power SRAM designs save energy = transistors become more sensitive to soft errors • Soft errors can change values of bits stored leading to functionality failures = very serious in crypto applications.

  13. Remarks • All hardware architecture power reduction is lacking consistency • cryptography and security hardware designing low-power consideration resulted in the need to develop specific energy-efficient algorithm-flexible hardware. • Reconfigurable Domain-specific SRAM memory designs are what is needed to provide the required flexibility. • it may not payback without gaining the high overhead costs related to the generic reprogrammable designs resulting implementations capable of performing the entire suite of cryptographic primitives over all crypto arithmetic operations. • The technology is moving toward ultra-low-power mode where the hardware processors power consumption should be reduced much. • Measured performance and energy efficiency indicate a comparable level of performance to most reported dedicated hardware implementations, while providing all of the flexibility of a software-based implementation

  14. Q & A

More Related