1 / 4

AXI DMA Scatter Gather

The AXI DMA scatter gather controller has an interrupt controller, optional data parity generator and checker, per channel finite state control, single- or dual-clock FIFOs (parameterized in depth and width), and scatter-gather functionality. Get more details about us from https://www.digitalblocks.com/dma/

digitalblocksinc09
Download Presentation

AXI DMA Scatter Gather

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. AXI DMA Scatter Gather

  2. About Us:- Digital Blocks adheres to industry standard processes as well as internally developed processes that guide our IP Core market definition, documentation, RTL micro-architecture design, Verilog / VHDL RTL design, and verification activities, which include linting, clock domain crossing analysis, and comprehensive simulation with results checking.

  3. AXI DMA Scatter Gather The AXI DMA scatter gather controller has an interrupt controller, optional data parity generator and checker, per channel finite state control, single- or dual-clock FIFOs (parameterized in depth and width), and scatter-gather functionality.

  4. Digital Blocks, Inc. PO Box 192, 587 Rock Rd, Glen Rock, NJ 07452 USA 201-251-1281 digitalblocksinc09@gmail.com https://www.digitalblocks.com/

More Related