Vlsi physics characterization and technology activities at iit bombay
Download
1 / 32

VLSI ‘Physics, Characterization and Technology’ Activities at IIT Bombay - PowerPoint PPT Presentation


  • 112 Views
  • Uploaded on

VLSI ‘Physics, Characterization and Technology’ Activities at IIT Bombay. Prof. V. Ramgopal Rao. Microelectronics Group, Department of Electrical Engineering 2002. http://www.ee.iitb.ac.in/~microel. Overview. Main thrust in silicon CMOS devices

loader
I am the owner, or an agent authorized to act on behalf of the owner, of the copyrighted work described.
capcha
Download Presentation

PowerPoint Slideshow about ' VLSI ‘Physics, Characterization and Technology’ Activities at IIT Bombay' - destiny-britt


An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.


- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript
Vlsi physics characterization and technology activities at iit bombay

VLSI ‘Physics, Characterization and Technology’ Activities at IIT Bombay

Prof. V. Ramgopal Rao

Microelectronics Group,

Department of Electrical Engineering

2002

http://www.ee.iitb.ac.in/~microel


Overview
Overview Activities at IIT Bombay

  • Main thrust in silicon CMOS devices

  • Extensive work on physics, characterization and technology aspects of CMOS and other compound semiconductors

  • Developed novel characterization techniques for CMOS which are currently used by industry

  • Projects of national importance

  • Large number of projects from multinational industries

  • Extensive consultation work for industry


Faculty cmos physics technology and characterization

A. N. Chandorkar Activities at IIT Bombay

S. Duttagupta

R. Lal

S. Mahapatra

V. Ramgopal Rao

D. K. Sharma

J. Vasi

R.O.Dusane (ME&MS)

Faculty - CMOS Physics, Technology and Characterization


Areas of r d
Areas of R & D Activities at IIT Bombay

  • Technology for CMOS and novel process development (down to 50 nm technology node)

  • Development of novel electrical characterization techniques for Bulk and SOI MOSFETs

  • Solar Cells on Flexible Substrates

  • Sensors

  • Silicon CMOS physics (SOI and Bulk)

  • Bio-MEMS

  • Emerging Areas

  • Interaction between VLSI technology and design

  • Strong Interdisciplinary activity


Technology
Technology Activities at IIT Bombay

  • CMOS

    • Technologies for Special Applications (for radiation and other hazardous environments)

    • Novel Unit Process Development/Optimization

    • Full process integration for Novel structures

    • In-house development of process equipment

  • Solar Cells on Flexible Substrates

  • Sensors

  • Bio-MEMS (Please see Prof. R.Lal’s presentation)


Facilities
Facilities Activities at IIT Bombay

  • Class 1000 Clean Room with a 5 mm CMOS Facility

  • Excellent characterization facility

  • SEM; photoluminescence

  • VLSI design workstations

  • Simulation workstations

  • Various TCAD tools and Design Software

  • Intel Microelectronics Lab

  • TCS VLSI Design Lab


Fabrication Facilities – IIT Bombay Activities at IIT Bombay


Fabrication Laboratory Activities at IIT Bombay

  • Set-up in late 1980’s

  • Full CMOS 2” wafer

  • process facility worth over 5 crores

  • One of its kind in an academic institution

  • All equipment in working

  • condition

RTP System

  • Several oxidation/diffusion furnaces

  • Low pressure and atmospheric pressure CVD/Hot-Wire CVD furnaces

  • Plasma Implantation system

  • Mask aligner and photolithography

  • Several vacuum evaporation systems

  • Plasma processing systems

  • Rapid Thermal Processing System

  • Class 100 clean benches

  • Fabrication monitoring equipment like SEM, ellipsometer, surface profiling, 4-probe, etc.


A Novel CMOS Process Integration for Activities at IIT Bombay

Sub 50 nm Technologies …..1

  • Full CMOS process integration with :

  • Hot-Wire CVD (HWCVD) Silicon Nitride as

  • gate dielectric

  • In-situ doped low temperature (<250o C)

  • Polysilicon deposited by HWCVD as the gate

  • material

  • Plasma Implantation for Shallow Source/Drain regions

  • Gate length defined by Reactive-Ion Etching

  • T-gate structure to reduce the gate resistance


RIE and Activities at IIT Bombay

& plasma

Lift

Hot

-

wire

-

Off Nitride

implantation

(Sacrificial Al

etch)

for drain

CVD

Nitride

]

Sub 50 nm

Channel

regions

RIE &

HWCVD

HWCVD

Plasma

Nitride as

Gate

In

-

situ

Implantation

S

D

S

-

doped

for Source

Dielectric

poly

Si

Si

Al

-

Poly

Si

Nitride

Gate Dielectric (SiN)

)

3

4

Process Flow …..2

We have already made the first devices, and

further process optimization is currently

underway.


Solar Cells on Flexible Substrates Activities at IIT Bombay

The defect density of a-Si:H is minimum (~1015 cm-3) at a growth temperature of 200 - 250 ºC.

Substrate Material Requirement:

 Stable at 200 - 250 ºC.

 Undeformed

Impurity-free

  • Plastics (Polyimide)

  • Stainless Steel foil


Application of Flex Solar Cells Activities at IIT Bombay

  • Lightweight- ideal for millitary and space applications

  • Roll-to-roll process allows for ease of integration – power everywhere!

  • Potential low cost technologies on the horizon-organic solar cells


Glass Activities at IIT Bombay

Opaque (SS/Kapton)

Voc × Jsc × FF

Cell efficiency, h =

Pin

Flexible Solar Cells : Device structure

30% T Ag

n- a-Si:H

i- a-Si:H

p- a-SiC:H

Textured TCO

ZnO

Glass / TCO / p / i / n / Ag  SS / ZnO / p / i / n /Ag

Voc Doped layers

Jsc i-layer defect density

 Light trapping

FF  i-layer defect density

 Interfaces


n Activities at IIT Bombay

i

p

Glass

n

i

p

Opaque (SSfoil/Kapton)

Rigid (TCO/Glass) vs. Flex (SS) J-V

h~ 2.5%

h~ 8%

Properties of a-Si:H films (p, i, and n) were optimized for solar cells deposited on TCO/glass.


Future Directions – Flexible Solar Cells Activities at IIT Bombay

  • Develop a low temp technique to get texturing on flexible substrates

  • Multijunction a-Si solar cells to reduce instability

  • Explore alternatives: microcrystalline Si, Organic cells

  • High throughput roll-to-roll deposition process critical for commercialization


Sensors …1 Activities at IIT Bombay

Objective

  • Sensor for heavy metals

    • candidates: Mercury,Lead

    • broad range of concentrations

    • chemical speciation

    • field portable for in situ measurement


Sensors …2 Activities at IIT Bombay

  • environmental assessment

  • contaminant and remediation monitoring

  • “smart” waste site development

  • Electrochemical Sensors Polythiophene based sensors


First Demonstration of ……….. Activities at IIT Bombay

  • Sub 100 nm Channel Length Lateral Asymmetric Channel (LAC) n-and p-MOSFETs on Bulk and SOI Substrates (in collaboration with University of California, Los Angeles)

  • Planar Doped Barrier vertical MOSFETs down to 60 nm channel lengths and demonstration of velocity overshoot effects due to the delta channel doping (in collaboration with the Universitaet der Bundeswehr, Munich, Germany)

  • In-situ Doped Polysilicon and Gate quality Nitride Depositions for CMOS Technologies using a novel Hot-wire CVD process

  • High Performance Sub 100 nm MNSFETs using Jet-Vapor-Deposited Nitride as a Gate Insulator (in collaboration with Prof. T.P.Ma, Yale University and Prof. J.C.S.Woo, UCLA)


CMOS Characterization Activities at IIT Bombay

  • Extensive experimental work on sub-quarter micron Lateral Asymmetric Channel MOSFETs for Mixed Signal Applications

  • CMOS Reliability Characterization for Digital and Analog Applications

  • Reliability Characterization for Flash Memories

  • Characterization of Vertical MOSFETs down to 60 nm Channel

  • Lengths

  • Novel Techniques for Plasma Damage Characterization in CMOS Devices

  • New electrical techniques for Bulk and SOI MOSFET interface

  • characterization


Facilities - Characterization Activities at IIT Bombay

  • Shielded probe stations with thermochuck (-60oC to +150oC)

  • SEM with Electron-beam induced currents (EBIC) and voltage

  • contrast attachments

  • Large number of electrometers, Source-Measure-Units, Pulse Generators,

  • Capacitance meters, bridges and plotters, signal analyzers etc.

  • Photoluminescence setup

  • High-, low- and combined high-low frequency C-V measurements

  • High-field stressing of MOS and bipolar devices

  • Avalanche injection measurements

  • Bias-temperature and triangular voltage sweep (TVS) measurements

  • DLTS

  • I-V measurements of MOS and bipolar devices

  • Charge pumping measurements, including defect profiling

  • Hot-carrier measurements

  • Gate transfer and delay characteristics

  • Complete AC/DC Characterization facility for Non-volatile memories


Extensive Characterization work related to … Activities at IIT Bombay

  • Bulk and SOI MOSFETs

  • Mixed Signal CMOS Device Optimization

  • Charge Pumping Techniques

  • Floating Body Effects in SOI

  • Flicker Noise Measurements

  • Plasma Process Induced Damage

  • Atomic Force/Scanning Tunneling Microscope studies for defects

  • Channel and Source/Drain Engineering for CMOS

  • Hot-carrier Effects in CMOS and Flash Memories

  • Gate Oxide Characterization and Reliability analysis

  • Low-Temperature oxides

  • Novel CMOS Device Structures

  • Radiation Effects

  • Molecular Electronics


Silicon CMOS physics Activities at IIT Bombay

  • CMOS Device Degradation

  • Alleviating the Floating Body Effects in SOI MOSFETs

  • Channel Engineering for Sub 100 nm MOSFET Optimization

  • Velocity Overshoot Effects

  • Short-Channel Effects

  • Ultra-thin oxide Characterization

  • Defect generation in ultra-thin Silicon oxides/nitrides

  • Radiation effects, hot-carrier effects, high-field stressing,

  • oxide breakdown, and ESD related issues in MOSFETs

  • Fringing field effects in high-K gate dielectrics

  • Quantum effects in ultra-short channel MOSFETs

  • DNA Conduction

  • Solar Cells

  • Sensors



Molecular Electronics at IIT Bombay Activities at IIT Bombay

  • Electronic conduction in DNA studied by:

    • Electron transfer rate reactions

    • Direct electronic conduction

  • Attach specific molecular devices to specific portions on a DNA array using a variety of linker porphyrins (Synthesis done. Electrical characterization underway)

  • Nanoelectrode Fabrication

(Collaborators: Prof. Soumyo Mukherji, Bio-medical Engg. and Prof. Ravikanth, Chemistry Dept., IIT Bombay)


Sponsored projects
Sponsored Projects Activities at IIT Bombay

  • Projects of National Importance (Space, Defense)

  • Projects cover all areas of Microelectronics & VLSI

  • Projects from major government agencies, and leading Indian & international companies


Some ongoing projects physics technology
Some Ongoing Projects: Activities at IIT BombayPhysics & Technology

  • Radiation Hard Technology for Space Applicaions (DOE)

  • Microfabricated silicon sensors (MHRD)

  • Sub 100 nm CMOS technology Development (MHRD)

  • Silicon sensors for electroporation (Praman Technology)

  • Characterization of SiGe HBTs (DST)

  • Characterization of vertical MOS transistors (Siemens)


Some ongoing projects modeling simulation
Some Ongoing Projects: Activities at IIT BombayModeling & Simulation

  • Development of a hot-carrier simulator (Motorola)

  • Modeling of power semiconductor devices (GE)

  • RF MOSFET Models (IME, Singapore)

  • Oxide scaling effects on design issues (Intel)


Some ongoing projects vlsi design cad tools
Some Ongoing Projects: Activities at IIT BombayVLSI Design & CAD Tools

  • Interconnect capacitance extraction by Monte Carlo (Intel)

  • Interconnect parasitics extraction (SAS)

  • High-speed comparator design (TII)

  • Design issues with high-k dielectrics (Intel)

  • VLSI Design training (MIT, TCS)


Industry collaborations
Industry Collaborations Activities at IIT Bombay

  • Projects with Indian industry: BEL, ITI, SAS, TI, Cypress, ControlNet, SCL etc

  • Projects with international industry: Intel, Motorola, GE, Siemens, National, NTT, Sun

  • Industry sponsorship of students

  • Continuing Education Programs for industry


University collaborations
University Collaborations Activities at IIT Bombay

  • Collaborations with other IITs, Universities of Bombay, Pune

  • Collaborations with International universities like

    • UCLA, UCSB, Yale University (USA)

    • Hong Kong University of Sc. & Tech. (HK)

    • Delft University (The Netherlands)

    • University of Bundeswehr (Germany)

    • Griffith University (Australia)

    • NUS, IME, NTU, IHPC (Singapore)


Publications
Publications Activities at IIT Bombay

  • Over 30 publications every year in major journals and conferences

  • Over 40 technical reports in last 10 years

  • Cover all areas of interest

  • Details at www.ee.iitb.ernet.in/~microel/


Conclusions
Conclusions Activities at IIT Bombay

  • Most active Microelectronics & VLSI group in India

  • Excellent research/fabrication facilities

  • Projects of national importance

  • Projects from Indian & international industry

  • Major teaching programs at all levels


ad