1 / 9

Building a Decision Engine for Neutron/ g Measurements

Building a Decision Engine for Neutron/ g Measurements. FI eld -Programmable D etection. Flash ADC based, FPGA firmware readout. Digital Pulse Processing (DPP) for Pulse Heights (PHA). 100/250 MHz, 12 bit. Digital Pulse Processing (DPP) for Charge Integration (CI).

crete
Download Presentation

Building a Decision Engine for Neutron/ g Measurements

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Building a Decision Engine for Neutron/gMeasurements FIeld-Programmable Detection

  2. Flash ADC based, FPGA firmware readout

  3. Digital Pulse Processing (DPP) for Pulse Heights (PHA) 100/250 MHz, 12 bit

  4. Digital Pulse Processing (DPP) for Charge Integration (CI)

  5. Digital Pulse Processing (DPP) for Pulse Heights (PHA)

  6. Digital Pulse Processing (DPP) for Charge Integration (CI)

  7. The traditional system Neutron PSD Logic Digitization Analysis Acquisition

  8. The FPGA based System Field Programmable Gated Array Neutron PSD, ToF, Digitization, Analysis, List Output, DECISION

  9. The FPGASystem Field Programmable Gated Array Advantages • Cost ! Conventional System $2.5k per channel, FIND $0.5k per channel • No overhead on scaling system up • Much fewer electronic models • Reduced Data Size • Field Configurable • Commercial solution and partnership (CAEN) Initial Tests • Proved neutron PSD • Time-of-Flight • PH HPGe(same resolution) • Rates (100% Live Time) • FPGA Logic

More Related