Advanced vlsi design project verification l.jpg
This presentation is the property of its rightful owner.
Sponsored Links
1 / 13

Advanced VLSI Design Project Verification PowerPoint PPT Presentation


  • 112 Views
  • Uploaded on
  • Presentation posted in: General

Advanced VLSI Design Project Verification. Bobby Dixon ELEC 7770-001. What is Verification. Act of proving or disproving the correctness of a system with respect to strict specifications regarding the system Process used to demonstrate functional correctness of a design. Cost of Verification.

Download Presentation

Advanced VLSI Design Project Verification

An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.


- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -

Presentation Transcript


Advanced vlsi design project verification l.jpg

Advanced VLSI Design ProjectVerification

Bobby Dixon

ELEC 7770-001


What is verification l.jpg

What is Verification

  • Act of proving or disproving the correctness of a system with respect to strict specifications regarding the system

  • Process used to demonstrate functional correctness of a design


Cost of verification l.jpg

Cost of Verification

  • Can vary depending on form and method of verification

  • Also depends on what level of VLSI realization it is conducted

    Cost of verification [1]


Basic idea l.jpg

Basic Idea

  • Given specifications, does design do what was specified

?


Forms of verification l.jpg

Forms of Verification

  • Simulation: verify selected cases of design functionality

  • Formal: exhaustively verifies all behavior of design

  • Used a mix of specification justification and functional demonstration


Component verification l.jpg

Component Verification

  • During design phase each component drawn up according to specification

  • Specifications verified to meet requirements

  • Components to be exact replication of architecture specification


Component verification7 l.jpg

Component Verification

  • Each component separately simulated

  • All input and output exhaustively tested

  • Functions checked and errors corrected


Testbench l.jpg

Testbench

  • A virtual environment used to verify the correctness of a design

  • Create a circuit that will provide input stimuli for a design and check the output response for proper function

TESTBENCH

CUT


Testbench9 l.jpg

Testbench

  • Consists of four components:

    • Input: stimuli needed for testbench to function

    • Job: applies stimuli to model under test

    • Check: retrieves output and analyzes

    • Output: takes analysis and acts accordingly

  • Not part of actual design


Memory verification l.jpg

Memory Verification

  • Used testbench to verify memory component

  • Marched through address space writing and reading values to check function

TESTBENCH

Memory


Cpu verification l.jpg

CPU Verification

  • Top level made up of every component plus the needed signals to connect and drive respective components

  • Formal verification at this level not an option


Cpu verification12 l.jpg

CPU Verification

  • Test program to functionally verify all possible CPU operations

  • Each operation’s output was checked for correctness

100100100011

000100111010

111000011111

000000011111

110000011111

111100000000

CPU


References l.jpg

References

  • 1. Dr. C. Stroud, ELEC 6970 Lecture 1 Auburn University, Fall 2006

  • 2. Dr. V. Agrawal, ELEC 7770 Lecture 6 Auburn University, Spring 2007


  • Login