6. Low-Power Static RAM Architectures

6. Low-Power Static RAM Architectures PowerPoint PPT Presentation


  • 162 Views
  • Uploaded on
  • Presentation posted in: General

2. . Word decoders: the set of cells that generate the word line signals form the word decoders.Column decoders: column decoders select particular bit lines for being connected to sense amplifiers.Precharge: differential read/write scheme are used for memory cells.Sense amplifiers: these circuits

Download Presentation

6. Low-Power Static RAM Architectures

An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.


- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -

Presentation Transcript


1. 1 6. Low-Power Static RAM Architectures Organization of a static RAM Memory Core: this structure can access any cell by accessing a particular row and a column. A row is activated by a global line spanning all cells of the row – word line. This line enables the cells to be written into or read out.

2. 2 Word decoders: the set of cells that generate the word line signals form the word decoders. Column decoders: column decoders select particular bit lines for being connected to sense amplifiers. Precharge: differential read/write scheme are used for memory cells. Sense amplifiers: these circuits accomplish the conversion of bit line differentials to logic levels.

3. 3 Memory core, word decoders, column decoders, precharge, sense amplifiers

4. 4

  • Login