1 / 22

XILINX ISE 9.1/9.2

XILINX ISE 9.1/9.2. To Get Familiar with the Environment. How to start an FPGA project How to target your design to particular type of FPGA How to describe logic circuit using verilog How to simulate and check for errors How to synthesize (Analysis of synthesis report)

chaela
Download Presentation

XILINX ISE 9.1/9.2

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. XILINX ISE 9.1/9.2

  2. To Get Familiar with the Environment • How to start an FPGA project • How to target your design to particular type of FPGA • How to describe logic circuit using verilog • How to simulate and check for errors • How to synthesize (Analysis of synthesis report) • How to fit the netlist into an FPGA • How to generate and download bitstream into an FPGA

  3. Module add(in`,in2,out) endmodule

  4. Editor Pane Source Pane Process Pane Transcript Pane

  5. Downloding the bitstream • XSTools • iMPACT Tool

More Related