1 / 9

TCI6487 Propels Emerging Market Applications Within GSM, TD-SCDMA and WiMAX

TCI6487 Propels Emerging Market Applications Within GSM, TD-SCDMA and WiMAX. SOFTWARE PROGRAMMABLE SOLUTION It’s a DSP (no ASICs or FPGAs required)  Reduces R&D, cost and time-to-market New features through software upgrade  Beam-forming, E-DCH, interference cancellation

bryson
Download Presentation

TCI6487 Propels Emerging Market Applications Within GSM, TD-SCDMA and WiMAX

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. TCI6487 Propels Emerging Market Applications Within GSM, TD-SCDMA and WiMAX

  2. SOFTWARE PROGRAMMABLE SOLUTION It’s a DSP (no ASICs or FPGAs required) Reduces R&D, cost and time-to-market New features through software upgrade Beam-forming, E-DCH, interference cancellation Flexible Pico / Macro, voice / data, combined / separate Rx / Tx Hardware independent application software  Easy porting and migration, own IP integration HIGH PERFORMANCE • Over 3GHz raw performance Much more density, freedom of implementation • Large power reduction Ready for data take-up; handles 1 10-MHz, 2-antenna, 3- sector solution • Supports up to 10 EDGE-enabledcarriers with one chip High performance, low cost solution for BOARD LEVEL EFFICIENCY • Integrated antenna and network interface with OBSAI/CPRI Industry standards • Reduce components count up to 10:1Lower board complexity and cost • Built-in scalability (SRIO, Ethernet, SGMII) DSP farm / daisy chain / star C6000™ COMPATIBILITY • C6000 sold over several million units Safe core roadmap • 500+ 3rd party network developers  Proven, stable environment • TCI6487 is compatible with TMS320C6416 and TCI6482  Re-use of software, tools and people investment 1The # of Users is customer/application dependent. TCI6487: A Baseband on a Chip

  3. Over 3GHz raw DSP processing power • Based on standard C64x+™ DSP core • Affordable integration – first in 65nm for WI DSP • Ability to reuse for other functions DSP TCI6487 802.16e SOLUTION All soft TX + RX (less FEC) 10MHz, 2-antenna,3-sector Supports pico to macro TD-SCDMA SOLUTION Baseband on a chip 3 carriers / 69 users per device Supports various radio topologies CDMA2000 SOLUTION Complete baseband on a chip 144 users macro GSM SOLUTION 10 EDGE-enabled carriers on a single device TD-SCDMA, WiMAX and CDMA2000 No ASIC required High Performance Where it Counts Very high density “All DSP” baseband solution TD-SCDMA Release 4, WiMAX (/802.16 rel. d & e), cdma2000

  4. TCI6487 Fires on All Cylinders Benefits • 3GHz Raw performance • No ASIC required • Interconnect efficiency due industry standards (sRIO, OBSAI / CPRI, DDR Memory, etc) • SmartReflex to minimize power consumption Features • New C64x+™ Core • Three (3) C64x+ DSP Core at 1GHz each • 16/32 bit ISA, doubled MPY vs C64x core • RSA instruction set extension for CR processing (downlink & uplink) • Memory • 3 MB of total L2 memory • Acceleration • VCP2, TCP2 • Peripherals • 2x sRIO (1x links) • 10/100/1000 Mbps Ethernet - SGMII • Antenna interface supporting OBSAI / CPRI – 6 links • McBSP (TDM) • DDR2-667MHz • 65nm Process C64x+™Core C64x+™Core C64x+™Core Enhanced DM RSA RSA RSA L2 Cache Memory 512 KBytes L1 Data L1 Data L1 Data L1 Prog L1 Prog L1 Prog L2 Memory L2 Memory L2 Memory A Controller EDMA 3.0 with Switch Fabric GPIO PLL I2C TCP2 VCP2 Boot ROM Timers Others SerialRapidIO AntennaInterface DDR-2IF 10/100/1GEthernet McBSP EVM Available

  5. Proprietary Interface USER DATA C64x+TMCORE DRAM RF PROCESSING Proprietary Interface ANTENNA DATA ASIC GPIO ANTENNA DATA • Typically performed by ASIC/FPGA • 24-48 antenna streams per base station • ~123 Mbps per antenna stream • = 3-6 Gbps of antenna data • Too much to process on DSP USER DATA • Typically done on DSP • ~19Mbps per user channel • Brought in by shared EMIF • I/O restrictions limit channel density Wireless Infrastructure System Today

  6. Improved WI System with TCI6487 ANTENNA DATA C64x+TMCORE USER DATA C64x+TMCORE RF PROCESSING EMIF DDR-2 EMIF DDR-2 ANTENNA DATA • Same data rate as before: • 24-48 antenna streams per base station • ~123 Mbps per antenna stream • = 3-6 Gbps of antenna data • But can now be processed by DSP USER DATA • Better core and I/O allow for increased density • ~128 user channels per DSP • ~19 Mbps per user channel • = 2.5 Gbps of user data per DSP • RIO also enables flexible architectures for soft solutions

  7. Traditional Card Architecture – 192 Users 18+ Devices Total Rx CR DSP Rx SR DSP Rx CR DSP Rx SR DSP Rx CR DSP Rx CR ASIC Rx CR DSP Rx CR ASIC Rx CR ASIC Rx CR ASIC sRIO switch RACH ASIC FPGAs/ Bridges? sRIO switch Tx CR ASIC MAC DSP Tx SR DSP Rx SR DSP Rx CR ASIC Host Processor Elegant Solution Delivers Lower BOM Costs 192 DL & UL user card based on TCI6487 TCI6487 TCI6487 CPRI DSP DSP OBSAI / CPRI GigE Backplane to Network GigE Switch Backplane to Radio Host Processor TCI6487 TCI6487 CPRI DSP DSP • High-Density TX, RX Solution: 10 EDGE-enabled carriers on a single chip - 3 carriers and 69 users for TD-SCDMA – 10 MHz, 2-antenna, 3-sector solution for WiMAX • Lower System BOM Costs:CPRI interface allows for direct connectivity to the backplane without a FPGADaisy-chaining of TCI6487 DSP allows for antenna streams to be distributed/combined without FPGAs • Scalable:# of sectors and # of users can be increased by the adding additional TCI6487 DSP • Lower Latencies:Improved latencies address high-speed data applications • Ease of Design/Test: Single software build on every device enables an easier development and test environment

  8. Next Gen C64x™ DSP Production TCI6482 Sampling In Development Future • 48 (8-bit) GMACs • >Three 1-GHz C64x+™ DSP cores • ISA enhancements over C64x™ DSP • Single-chip baseband • Serial RapidIO™ • OBSAI/CPRI I/F • 16.0 (8-bit) GMACs • 1-GHz C64x+ DSP core • ISA enhancements for WI • 10/100/1000 Ethernet • Serial RapidIO™ ports TCI100 C6203 C6416 • 5.8–8.0 (8-bit) GMACs • 720 MHz–850 MHz • Integrated VCP & TCP • 1 MB L2 RAM • Std. I/Fs • 4.8 (8-bit) GMACs • 600 MHz • Integrated VCP & TCP • 1 MB L2 RAM • Std. I/Fs • Single core • 300 MHz • 600 (16-bit) MMACs TCI6487 Enabled 1999 2001 2003 2005 2006 2007 DSP Roadmap Underlines Leadership Capabilities Software Compatible Performance Millions of code-compatible devices shipping today • Widely adopted in market • Used by 10 out of top 10 BTS OEMs

  9. Three CoresOne ProcessorPropelling New Markets

More Related