1 / 2

# of Access Ports

NoBL. Standard Sync. Fast Async. DDR-II. QDR & QDR-II. Quad-Port. No Bus Latency Synch only SRAM Interface PL or FT 2M to 72M x18,x32,x36,x72 Up to 200 MHz. BW up to 9Gbps (*) Sync only SRAM Interface PL or FT 1M to 72M x18,x32,x36,x72 Up to 200 MHz. BW up to 18Gbps (*)

badru
Download Presentation

# of Access Ports

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. NoBL StandardSync FastAsync DDR-II QDR &QDR-II Quad-Port No Bus Latency Synch only SRAM Interface PL or FT 2M to 72M x18,x32,x36,x72 Up to 200 MHz BW up to 9Gbps(*) Sync only SRAM Interface PL or FT 1M to 72M x18,x32,x36,x72 Up to 200 MHz BW up to 18Gbps(*) Sync only DDR Interface Burst of 2 or 4 18M to 72M x18,x36 Up to 250 MHz BW up to 9Gbps(*) Async only SRAM Interface 4k to 16M x1 to x32 Down to 8 ns BW up to 36Gbps(*) Sync only QDR Interface Burst of 2 or 4 9M to 72M x8,x9,x18,x36 Up to 250 MHz 4 Indep. Ports Synch only SRAM Interface PL 1M x18 Up to 133 MHz Key (*) : Bandwidth is evaluated by :Port Width x Frequency x 2 for DDR, x 4 for QDR Available densities Available Port Width Maximum frequency PL - Pipeline Mode FT - Flow Through BW - Bandwidth Whole Memory Portfolio # of AccessPorts Low Power MoBL 1 3 or 4 Y “More Battery Life” MoBL 1 & 2 MicroPower SRAM 64k to 16M MoBL 3 pSRAM, cRAM 2M to 128M MoBL 4 Low Power SDRAM 128 M N 2 Zero Bus Latency Unidirectional Flow Bandwidth In Gbps Y N Bandwidth In Gbps Y N < 9 Gbps DifferentClock Domains or Asynch Random Access Async < 18 Gbps < 36 Gbps < 9 Gbps N Y Y N Y N FIFO Dual-Port NetRAM Ordered Buffer Synch or Async No Address Line Empty/Full Flags 1k to 1M X8,x9,x18,x36 Up to 133 MHz 2 Indep. Ports Synch or Async SRAM Interface PL or FT 8k to 18M x8 to x72 Up to 167 MHz 2 Ports Synch only SRAM Interface PL 1M to 8M x36 Up to 100 MHz March 2003 – Complete Information at www.cypress.com

  2. Key Bus Width CY7C429 Density CY7C4231 Part Number 3.3V Available 5V Available CY CY ASYNCH SYNCH FIFO Dual - Port x8/x9 x18 x36 x8/x9 x16/x18 Quad- Port 512 CY7C4421 CY7C131 8K CY7C140 CY7C141 x18 CY7C4425 1K CY7C136 16K CY7C146 CY7C0430 1M CY7C419 2K CY7C135 32K CY7C4201 CY7C138 CY7C139 CY7C421 CY7C4205 4K CY7C144 CY7C024 64K CY7C4211 CY7C145 CY7C0241 CY7C09159 CY7C09349 CY7C425 CY7C4215 8K CY7C006 CY7C025 128K CY7C4221 CY7C016 CY7C0251 x36 x72 CY7C09169 CY7C09359 CY7C429 CY7C4225 16K CY7C007 CY7C026 256K CY7C017 CY7C036 CY7C4231 CY7C09079 CY7C09269 CY7C09179 CY7C09369 CY7C433 CY7C4235 CY7C43643 32K CY7C008 CY7C027 1/2M CY7C056 CY7C018 CY7C037 CY7C4241 CY7C09089 CY7C09279 CY7C09569 CY7C09189 CY7C09379 CY7C460 CY7C4245 CY7C43642 64K CY7C009 CY7C028 1M CY7C057 CY7C43644 CY7C019 CY7C038 CY7C4251 CY7C43646 CY7C09099 CY7C09289 CY7C09579 CY7C09199 CY7C09389 CY7C462 CY7C4255 CY7C43663 128K CY7C0832 2M CY7C0851 CY7C4261 CY7C464 CY7C4265 CY7C43662 256K CY7C0831 4M CY7C0852 CY7C43664 CY7C4271 CY7C43666 CY7C466 CY7C475 CY7C43683 1/2M 9M CY7C0853 CY7C4281/2 CY7C4291/2 CY7C4285 CY7C43682 1M CYD18S72 18M CY7C43684 CY7C43686 Specialty Memory Portfolio - Part Number Decoder March 2003 – Complete Information at www.cypress.com

More Related