1 / 4

Multi-Gigabit transmission BLT  GOLD

Multi-Gigabit transmission BLT  GOLD. GOLD real-time data path and control. GOLD will be operated in conjunction with the BLT, acting as a data source and control module GOLD residing in ATCA crate Currently no crate CPU (nor crate...) available

Download Presentation

Multi-Gigabit transmission BLT  GOLD

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Multi-Gigabit transmissionBLT  GOLD

  2. GOLD real-time data path and control GOLD will be operated in conjunction with the BLT, acting as a data source and control module GOLD residing in ATCA crate • Currently no crate CPU (nor crate...) available • Optical link to BLT (SFP) allows for module control • Optical receivers (12-channel) on RTDP BLT residing in CMM slot of JEP crate • Controlled by VME-- • Optical control link extends VME functionality to GOLD • Optical transmitter (SNAP12, up to 6.5 Gb/s) to be used as a data source GOLD is Virtex-6 based / BLT is Virtex-5 based

  3. Module status • 1 BLT available • 1 SFP link, tested up to 6.4Gb/s, ok • 1 SNAP12 link , requires minor h/w mods • 2 SNAP12 opto module pairs ordered in February, not yet arrived • Internal clock suitable for multiples of 160 MHz • GOLD not expected in very near future  use Xilinx development board as a GOLD emulator • 1 ML605 available • 1 SFP link • Daughter module might carry additional link hardware • Internal clock suitable for multiples of 100 or 125 MHz

  4. Transceiver modes • Control path will probably be asynchronous eventually • Requires buffering the received data where crossing clock domains • Control stream will contain fill characters (comma) which can be taken out or added by clock correction circuitry so as to cope with slightly differing rates at source and sink • RTDP will probably benefit from synchronous transmission • Requires cleaned global clock (LHC bunch clock) • Received data are coming in at correct rate, but unknown phase offset • Requires phase alignment • Xilinx recipe to align phase to recovered clock (within receiver) • Leads to separate clock domains for each data channel • Requires yet another phase alignment to global clock in the fabric • Try to align to one global clock per FPGA right away

More Related