Lecture 1: Introduction Piotr Bilski. Computer Architecture. Plan of the Lectures. Introduction, history of the computers, Moore\'s Law Structure of the computer system. System bus. Orders\' cycle Logical systems. Computer\'s arithmetics Processor\'s instruction list
Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.
Two tests during the semester: 50 points MAX
Two programming projects: 50 points MAX
26 pts – grade 3
31 pts – grade 3,5
36 pts – grade 4
41 pts – grade 4,5
46 pts – grade 5
W. Stallings, “Computer Organization and Architecture. Designing and Performance. 7th Edition”, Prentice Hall, 2006.
A.J. van de Goor, “High Performance Computer Architecture,” Prentice-Hall, 1989.
B. Wilkinson, Computer architecture (2nd ed.); Prentice-Hall 1996.
Hennessy, J.L. Patterson, Computer architecture – a quantitative approach (3nd ed.); Morgan Kaufman 2005.
J. Silc, B. Robin, T. Ungerer, Processors architecture: from dataflow to superscalar and beyond; Springer-Verlag 1999.
Method of the data processing
Size of the instruction set
Breadth of the address bus
Data processing with transmission
Transfer data module
Internal processing of data
Data processing module
Data storing module
701, 702 (IBM)
UNIVAC I (Sperry-Rand Corporation)
Central Processing Unit (CPU) based on the vacuum lamps
Operational memory based on the ferrite rings or electrostatic lamps
Gordon Moore (born in 1929, San Francisco, California), PhD in physics in 1954 r. One of the founders of the Intel corporation in 1968 r.
„Economically optimal number of the transistors in the integrated chip will be doubled every 18 months”
„Computational power of the microprocessors will be doubled every 18 months, assuming constant production cost”
„If the car technology in 1971 was accelerating in the same pace as microelectronics, today we would travel from San Francisco to New York within 13 seconds”
Single core Multiprocessor Multicore
(S0, qi, Sz, qj, L/P)
Operational part of the instruction
Identification part of the instruction
Computational part of the CPU
Control part of the CPU