A Digitization Scheme of Sub uA Current Using a Commercial Comparator with Hysteresis and FPGAbased Wave Union TDC. Wu, Jinyuan Fermilab Sept. 2012. Introduction. A currenttofrequency converting oscillator built with an ADCMP605+2R+C.
Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.
A Digitization Scheme of SubuA Current Using a Commercial Comparator with Hysteresis and FPGAbased Wave Union TDC
Wu, Jinyuan
Fermilab
Sept. 2012
A Submicroampere Digitization Scheme
A Submicroampere Digitization Scheme
Vout

+
In
HYS
Vo+
Vo

+
In
HYS
A Submicroampere Digitization Scheme
A Submicroampere Digitization Scheme
A Submicroampere Digitization Scheme
A Submicroampere Digitization Scheme
IN
CLK
A Submicroampere Digitization Scheme
A Submicroampere Digitization Scheme
Wave Union TDC records multiple transitions.
Regular TDC records only one transition
Wave Union
Launcher A
0: Hold
1: Unleash
In
CLK
A Submicroampere Digitization Scheme
1: Unleash
A Submicroampere Digitization Scheme
00003C
C064A6
F064B8
C07CA4
F07CB4
C094A0
F094B0
C0AC9C
F0ACAC
C0C497
F0C4A8
C0DC91
F0DCA2
A Submicroampere Digitization Scheme
A Submicroampere Digitization Scheme
A Submicroampere Digitization Scheme
A Submicroampere Digitization Scheme
A Submicroampere Digitization Scheme
DI=250nA
Dt=16ns
DI=30nA
Dt=1000ns
A Submicroampere Digitization Scheme
2us
2us
A Submicroampere Digitization Scheme
A Submicroampere Digitization Scheme
A Submicroampere Digitization Scheme

+
A Submicroampere Digitization Scheme

+
Vout
In
A Submicroampere Digitization Scheme
A Submicroampere Digitization Scheme

+
Vout
In
In+
Vo+

+
Vo
In
7bit @ 62.5 MHz
A Submicroampere Digitization Scheme
In
Vout

+
HYS
A Submicroampere Digitization Scheme

+
In
Vout
A Submicroampere Digitization Scheme
FF

+
Vout
In
A Submicroampere Digitization Scheme

+
Vout
HYS
In
A Submicroampere Digitization Scheme
A Submicroampere Digitization Scheme
The End
Thanks
Wave Union
Launcher B
0: Hold
1: Oscillate
In
CLK
A Submicroampere Digitization Scheme
The wave union launcher creates multiple logic transitions after receiving a input logic step.
The wave union launchers can be classified into two types:
This is similar as filter or other linear system classifications:
Wave Union
Launcher
In
CLK
A Submicroampere Digitization Scheme
0: Hold
1: Unleash
In
CLK
A Submicroampere Digitization Scheme
Photograph: Qi Ji, 2010
A Submicroampere Digitization Scheme

+
HYS

+
HYS
A Submicroampere Digitization Scheme
16K
Events
DNL
Histogram
S
LUT
In (bin)
Out (ps)
A Submicroampere Digitization Scheme
A Submicroampere Digitization Scheme
1
2
1: Unleash
Device: EP2C8T144C6
1
2
A Submicroampere Digitization Scheme