Lab 9 asic logic
Sponsored Links
This presentation is the property of its rightful owner.
1 / 28

Lab 9 ASIC Logic PowerPoint PPT Presentation


  • 125 Views
  • Uploaded on
  • Presentation posted in: General

Lab 9 ASIC Logic. 第八組 R91943003 陳方玉 R91943007 陳建宏 R91943072 柯鴻洋 R89921022 吳佑焉. Outline. Introduction to the ASIC Logic Experiment Steps RGB to YUV Conversion HW Module. Outline. Introduction to the ASIC Logic Experiment Steps RGB to YUV Conversion HW Module.

Download Presentation

Lab 9 ASIC Logic

An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.


- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -

Presentation Transcript


Lab 9 ASIC Logic

第八組

R91943003 陳方玉

R91943007 陳建宏

R91943072 柯鴻洋

R89921022 吳佑焉


Outline

  • Introduction to the ASIC Logic

  • Experiment Steps

  • RGB to YUV Conversion HW Module


Outline

  • Introduction to the ASIC Logic

  • Experiment Steps

  • RGB to YUV Conversion HW Module


Basics for Prototyping with Logic Modules


Basic Platforms: AHB


Logic Module Registers


Outline

  • Introduction to the ASIC Logic

  • Experiment Steps

  • RGB to YUV Conversion HW Module


Steps for Example 1

(1)Flash the LEDs on the Logic Module from left to right.

(2)The speed of flashing the LEDs from left to right can be

set by changing the configuration of the 8-way switch.

(3) Comparison of programming FPGA

FPGA version: programs the FPGA by writing the bit stream image into the FPGA directly. The image will start running right after programming into the FPGA.

Flash version: programs the FPGA by writing the bit stream image into the flash. The image will start after next power up of the development system.


Steps of Example 1

Control Clock Frequency

by 8-Way Switches

Setting Clock Frequency


Steps of Example 2

(1)Determine the DRAM size on the Core Module and set

up the system controller

(2)Make sure the Logic Module is present in the AP expansion

position

(3)Report module information

(4)Set the Logic Module clock frequencies

(5)Test SSRAM for word, halfword, and byte accesses

(6)Test the custom design device’s single register access

Flash the LED

(7)Remain in a loop that displays the 8-way switch value of the

Logic Modules on its LEDs.

These steps are the same as in experiment 8:

AMBA BUS


Reminder


Reminder

Remember to set the third switch on

Program FPGA from Image 0


Experiment Steps:example2


Outline

  • Introduction to the ASIC Logic

  • Experiment Steps

  • RGB to YUV Conversion HW Module


RGB to YUV Conversion

  • Implement with pure software.

  • Implement with hardware.


Memory Definition

LM_MYIP=0xC2200040


RGB to YUV Program

(1)Add MYIP.v into top module.

(2)Modify AHBDecoder.v.

(3)Modify AHBMuxS2M.v.

(4)Modify AHBAHBTop.v.


Architecture


Modification of AHBAHBTOP.v


RGB to YUV Program

Modification of AHBDecoder.v


RGB to YUV Program

Modification of AHBMuxS2M.v


MYIP.v modified from AHBZBTRAM.v


MYIP.v modified from AHBZBTRAM.v

Divide HWDATA into r,g,b parts

Combine y,u,v into output HRDATA

(2:1:1)


Initialize LM Module

Software Implementation

Write RGB value into LM_MYIP

and read YUV as data_myip

Post processor for data_myip

to read out YUV value

Logic.c


Logic.h

Set Registor for LM_MYIP


Input parameters

Result of Pure Software Implementation

Result of Hardware Implementation


Verilog Coding

  • Confusion btw. Signed and Unsigned Multiplication

  • Truncation

  • 負數的二進位轉換

  • 小數點對齊


Reference

  • Integrator ASIC Platform [DUI_0098B_AP_UG]

  • System Memory Map [DUI_0098B_AP_UG 4.1]


  • Login