1 / 33

Chapter 15

Chapter 15. Timer and Counter Instructions. Objectives. Describe the function of an on-delay timer. Describe the function of an off-delay timer. Describe in what instances one would use a retentive timer. Describe the function of an up counter. Describe the function of a down counter.

aelan
Download Presentation

Chapter 15

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Chapter 15 Timer and Counter Instructions

  2. Objectives • Describe the function of an on-delay timer. • Describe the function of an off-delay timer. • Describe in what instances one would use a retentive timer. • Describe the function of an up counter. • Describe the function of a down counter.

  3. Objectives (cont’d.) • Describe in what instances one would use an up counter versus a down counter. • Define preset, accumulative value, and the timer or counter address. • Explain how the various timers and counters are reset.

  4. T4, Timer File • The timer file stores only timer elements. • An element is a word or group of words that work together as a unit. • A timer is made of of three pieces or words: • Preset value • Accumulated value • Status bits

  5. T4, Timer File (cont’d.) • The preset value and accumulated value are 16-bit signed integers. • Status bits are single bits that make up one 16-bit word. • These three words work together as a unit.

  6. One Timer Element Is Made of Three 16-Bit Words

  7. Timer Addressing • Sample timer element addressT4:2 • T4 = timer file 4 • :2 = timer element #2 (0-255 timer elements per file)

  8. Sub-Element • A sub-element is part of an element addressable as a unit. • The preset value and accumulated value are sub-elements of a timer: • T4:0.PRE • T4:0.ACC

  9. Timer Status Bits • Timers have three status bits. • Done bit (DN) is true when the accumulated value and preset are equal. • Timer timing bit (TT) is true when the timer is timing. • Enable bit (EN) is true when the timer instruction is enabled or true.

  10. Timer Bit Addressing • Status bit addresses for timer file 4, timer element 2 (T4:2) are listed below: • T4:2/DN is the address for the done bit. • T4:2/EN is the address for the enable bit. • T4:2/TT is the address for the timer timing bit.

  11. Timer File T4

  12. C5, Counter File • The counter file stores only counter elements. • An element is a word or group of words that work together as a unit. • A counter is made of of three pieces or words: • Preset value • Accumulated value • Status bits

  13. C5, Counter File (cont’d.) • The preset value and accumulated value are 16-bit signed integers. • Status bits are single bits that make up one 16-bit word. • These three words work together as a unit.

  14. One Counter Element Is Made of Three 16-Bit Words

  15. Counter Addressing • Sample counter element address C5:2 • C5 = timer file 5 • :2 = counter element #2 (0-255 timer elements per file)

  16. Sub-Element • A sub-element is part of an element addressable as a unit. • The preset value and accumulated value are sub-elements of a counter: • C5:0.PRE • C5:0.ACC

  17. Counter Status Bits • Counters have five status bits. • Done bit (DN) is true when the accumulated value and preset are equal. • Count up enable bit (CU) is true when the up counter is true or enabled. • Count down enable bit (CD) is true when the count down counter is enabled or true.

  18. Counter Status Bits (cont’d.) • The overflow bit (OV) is true when the up counter has overflowed above +32767. • The underflow bit (UN) is true when the down counter has underflowed below -32768. • The update accumulator bit (UA) is a high-speed counter status bit for fixed SLC 500 PLCs.

  19. Counter Status Bit Addressing • Status bit addresses for counter file 5, counter element 0 (C5:0) are listed below: • C5:0/DN is the address for the done bit. • C5:0/CU is the address for the count up enable bit.

  20. Counter Status Bit Addressing (cont’d.) • C5:0/CD is the address for the count down enable bit. • C5:0/OV is the address for the count up overflow bit. • C5:0/UN is the address for the count down underflow bit.

  21. Counter File C5

  22. SLC 500 On-Delay Timer

  23. SLC 500 Timer Instructions

  24. SLC 500 On-Delay Timer and Associated Status Bits

  25. SLC 500 Off-Delay Timer

  26. SLC 500 Retentive Timer

  27. Retentive Timer and Its Reset Instruction

  28. SLC 500 Counters

  29. SLC 500 Count Up Counter

  30. SLC 500 Count Down Counter

  31. SLC 500 Count Down Counter Instruction

  32. Reset Instruction to Reset Counter C20:7

  33. Using the Clear Instruction to Clear C5:0.ACC and C5:1.Acc

More Related